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Summary
Cluster of PCs is becoming an important platform for parallel computing and a num-
ber of parallel runtime systems have been developed for clusters. In cluster computing,
programming paradigms are an important high-level issue that defines the way to struc-
ture algorithms to run on a parallel system. Parallel applications may be implemented
with various paradigms. However, usually a parallel system is based on only one paral-
lel programming paradigm.
This dissertation is about supporting multiple parallel programming paradigms in a
cluster computing system by extending the memory consistency model and providing
user level shared virtual memory. Based on Cilk, an efficient multithreaded parallel
system, the
  
memory consistency model is proposed and the SilkRoad software
runtime system is developed. An Extended Stealing Based Coherence algorithm is also
proposed to maintain the    consistency and at the same time reduce the net-
work traffic in Cilk/SilkRoad-like multithreaded parallel computing with work-stealing
scheduler.
In order to analyze parallel programming paradigms and the relationship between
paradigms and memory models, we also develop a formal graph-theoretical paradigm
framework. With the support of multiple paradigms and user-level shared virtual mem-
ory, programmability of Cilk/SilkRoad is also examined by providing solutions to a set
of examples known as Salishan Problems.
Our experimental results show that with the extended consistency model (   
consistency), a wider range of paradigms can be supported by SilkRoad in cluster com-
puting, while at the same time the applications in Cilk package can also run efficiently
on SilkRoad in a multithreaded way with the Divide-and-Conquer paradigm.
Chapter 1
Introduction
In the past decade clusters of PCs or Networks of Workstations (NOW) were developed
for high performance computing as an alternative low cost parallel computing resource
in comparison with parallel machines. Besides off-the-shelf hardware, the availability
of standard programming environments (such as MPI [70, 126] and PVM [65]) and
utilities have made clusters a practical alternative as a parallel processing platform.
As clusters of PCs/Workstations become widely used platforms for parallel com-
puting, it is desirable to provide more powerful programming environments which can
support a wide range of applications efficiently.
In cluster computing, programming paradigms are an important high level issue of
structuring algorithms to run on clusters. Parallel applications can be classified into sev-
eral widely used programming paradigms [75, 39, 59], such as Single Program Multiple
Data (SPMD), Divide-and-Conquer, Master/Slave, etc.
At a lower level, Distributed Shared Memories (DSMs) [110, 109, 103] are a widely
used approach to enhance cluster computing by enabling users to develop parallel ap-
plications for clusters in a style similar to that in physically shared memory systems.
1
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As a middleware for cluster computing, DSMs are built on top of low level network
communication layers and at the same time cater for the requirements from the high
level programming paradigms, which are affected by the memory model used.
Cilk [44, 50, 34, 112] is a well known parallel runtime system which supports the
Divide-and-Conquer programming paradigm efficiently. It is one of several well-known
multithreaded programming systems for clusters. It is effective at exploiting dynamic,
highly asynchronous parallelism, which is difficult to achieve in the data-parallel or
message-passing styles.
1.1 Motivation and Objectives
Many current parallel applications require global shared variables during the computa-
tion, and their corresponding paradigms may vary widely. However, normally a parallel
system is based on one particular paradigm. Few systems support multiple paradigms
efficiently. This prevents parallel systems from supporting a wider range of applications
and achieving better applicability .
In order to achieve the multiple parallel programming paradigms, it is desirable to
extend an existing parallel system which is based on a particular paradigm, to enable it
to support more than one paradigm. We select Cilk as the base system in our work.
Cilk has been proven to be very efficient for fully strict Divide-and-Conquer com-
putation on SMP (symmetric multiprocessor) systems. However, Cilk system initially
does not support cluster-wide shared memory for the user and consequently there cannot
be globally shared variables in parallel applications for clusters, because they are absent
in Cilk’s dag-consistency model and are in any case not necessary for the Divide-and-
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Conquer paradigm. Besides, Cilk’s multithreading and work-stealing policy may result
in heavy network traffic because of the large number of threads and frequent thread mi-
gration. This can be a problem in cluster environments in some cases especially when
the network is relatively slow and shared by multiple applications. Reducing network
traffic may also be helpful to the applications sharing the same network.
The objectives of this research include providing a user-level shared virtual memory
for using global shared variables, consequently supporting a wider range of paradigms
in a cluster computing system, and reducing the network traffic of Cilk-like systems
(due to multithreading and working stealing). Besides, paradigms and their relationship
with underlying memory models need to be formally analyzed, and this work is helpful
to empirical study in supporting multiple paradigms.
1.2 Contributions
This dissertation explores the idea of extending the memory consistency model to pro-
vide user-level shared virtual memory and support multiple parallel programming para-
digms in a cluster computing system. My main contribution consists of the following:
% The shared memory approach to multiple parallel programming paradigms in
software DSM-based systems and the proposal of   & memory consistency
model. The    consistency is the result of the innovations based on Cilk’s
Location Consistency ( '  ). The innovations include (1)the extension of Cilk’s
'

with providing global synchronization and mutual exclusion, and (2)main-
taining memory consistency based on thread steal/return operations. It provides
programmers a user-level shared memory which is necessary for many parallel
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applications.
% An Extended Stealing Based Coherence (ESBC) algorithm to reduce the network
traffic in Cilk system and achieve the    consistency. It reduces the number
of messages and transferred data in computation by implementing Cilk’s backing
store logically.
% The SilkRoad software runtime system, which supports Divide-and-Conquer, Mas-
ter/Slave, and SPMD paradigms. SilkRoad is a variant of Cilk. It inherits the
features of Cilk and runs a wider range of applications that may require shared
variables with the paradigms other than Divide-and-Conquer.
% The concept of generic parallel programming paradigm, which is defined based
on the execution instance dag of the computation and the underlying memory
model. Under this framework, different paradigms are its subsets, and a mixed
paradigm is defined to include several existing paradigms. This mixed paradigm
is the one implemented in SilkRoad.
1.3 Organization
The rest of this dissertation is organized as follows: Chapter 2 gives a brief review on
cluster computing, especially the concerned issues: parallel programming paradigms
and DSMs. The Cilk system is also introduced in this chapter as a background of our
research work. Chapter 3 discusses the graph theoretical analysis of parallel program-
ming paradigms and explore their relation with memory consistency models. Chapter 4
presents the SilkRoad system, which is developed to support multiple paradigms. To
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demonstrate the programmability of Cilk/SilkRoad, the solution to Salishan problems
is given in Chapter 4. Chapter 5 discusses the underlying    memory consis-
tency model in SilkRoad, including its definition, implementation, and theoretical per-
formance analysis. Some experimental results and analysis on the results are given in
Chapter 6. Finally, Chapter 7 gives the concluding remarks of this research work as
well as the recommendations for future work.
Chapter 2
Literature Review
This chapter carries out a literature review to provide the background and scope of
this research work. It begins with a general introduction of cluster computing. The
critical review on cluster computing is focused on parallel programming paradigms and
distributed shared memories, which are the relevant issues in this dissertation. As an
efficient parallel runtime system for cluster computing as well as the base system of our
research work, Cilk is also reviewed. At end of this chapter some remarks are presented.
2.1 Cluster Computing
Clusters [108] or network of workstations (NOW) [10, 122, 15, 5] provide low cost
and high scalability in parallel computing and recently they have become important
alternatives for scientific and engineering computing.
A cluster consists of a collection of interconnected stand-alone computers working
together as a single, integrated computing resource. Cluster computing is implemented
by connecting available commodity computers with a high speed network to do high
6
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Figure 2.1: The layered view of a typical cluster.
performance computing. Because of its low cost, clustering has been an attractive ap-
proach in comparison with the high cost Massive Parallel Processing (MPP). The com-
puter nodes of a cluster can be commodity PCs, SMPs (symmetric multiprocessors), or
workstations that are connected via a Local Area Network (LAN). Figure 2.1 shows
the layered view of a typical cluster. A typical cluster consists of both low-level com-
ponents (such as hardware of each single node, network connections), high-level parts
(such as runtime library, parallel applications, programming paradigms), and middle-
ware (such as OS kernel, DSMs, single system image, etc.). A LAN based cluster of
computers can appear as a single system to users and applications. Such a system can
provide a cost-effective way to gain features and benefits that have historically been
found only on more expensive centralized shared memory systems.
Besides the cost, the architecture of clusters is also advantageous. In parallel com-
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puting architectures, SMPs are an attractive approach. In SMP architecture, multiple
symmetric processors all have same access to the shared memory address space. One
big advantage of shared memory systems (such as SMPs) is ease of programming. In
shared memory systems, programmers do not need to consider how the data are located
in memory and accessed by processors. However, these systems are not easy to scale
up.
As another alternative, CC-NUMA (Cache Coherent Non-Uniform Memory Ac-
cess) is more hardware scalable. In CC-NUMA systems, processors have non-uniform
access to memory but run single OS. Even though this architecture is scalable, the soft-
ware/operating system is a limitation to larger scalability. Like SMP, CC-NUMA also
suffers from high availability problems.
In comparison, clusters behaves better on these aspects. A cluster can be easily
scaled by adding or removing nodes from the network. This also makes clusters widely
accepted as a platform for parallel computing.
2.2 Parallel Programming Models and Paradigms
In distributed systems, there are many alternatives for parallel programming models. In
terms of the expression of parallelism, they can basically be classified into two cate-
gories: implicit and explicit parallel programming models.
In implicit programming models there is no need for the programmers to explicitly
specify process creation, task synchronization, and data distribution. Hence, program-
mers do not specify any parallelism and the programs are parallelized by parallel com-
piler and the runtime system automatically. The implicit parallel model greatly depends
Chapter 2. Literature Review 9
on parallelizing compilers and runtime systems such as in Jade system [114]. Normally
the effectiveness of parallelizing compilers is not very satisfying without any user di-
rections and very few systems achieved implicit parallelism ideally, especially in the
cluster environment. A performance analysis on parallelizing compilers was given by
Blume et al. [30].
In explicit parallelism, programmers use some special programming language con-
structs or invok some special functions to express parallelism. Widely used explicit
parallelisms include data parallelism, message passing and the shared-memory model.
In the data parallel model, same instruction or piece of code is executed on different
processors but on different data sets. In systems such as in High Performance Fortran
(HPF) [88], the programmer explicitly allocates data, but there is no explicit synchro-
nization. This model relies much on the form of the data set and it is difficult to realize
parallelism with less optimally organized data sets and asynchronous operations.
The message passing model is another widely used programming model. In this
model, the programmer explicitly allocates data to the processes and use explicit syn-
chronizations. PVM [65] and MPI [126, 70] are two widely used standard libraries.
Message passing systems are more flexible and can be implemented efficiently, but they
require programmers to involve in low level message sending and receiving issues and
this decreases the programmability.
The shared-memory model assumes that there is a shared memory space to store
shared data. Typical examples include Pthreads [76] and OpenMP [104]. It is believed
that the shared-memory programming model is easier to use in cluster computing than
the message passing model because of the use of a single address space. Unlike in the
message passing model, users do not allocate data and communicate explicitly, but they
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need to synchronize explicitly. DSM models depend on compilers or system level soft-
ware/hardware development to provide a shared memory on top of lower level message
passing.
All the above programming models have been implemented on clusters at the mid-
dleware and programming environment level. Generally, programming models can be
implemented with the following approaches:
% Introducing new features into some existing sequential programming languages
with the support of pre-processors or extended compilers. Many parallel comput-
ing systems employ this approach, because it takes advantage of existing sequen-
tial programming languages. For example,
)( [127], +** [134], and Cilk [44]
are runtime systems based on the  language.
% Providing libraries for the programs written in a sequential programming lan-
guage. Some software DSM systems (such as TreadMarks [85]) employ this ap-
proach to provide user level libraries for C and Fortran language so the programs
can invoke the provided functions to utilize DSM.
% Using specifically designed parallel or concurrent programming languages. There
are a number of examples such as Occam [79], Ada [2], Orca [12], etc.
Parallel programming paradigms are the ways to structure algorithms to run on a
parallel system. Different people may have different classification of programming
paradigms and there are several widely used programming paradigms into which most
of the parallel applications can be classified. The following are popularly used ones [75,
39, 59]:
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% Single Program Multiple Data (SPMD)
SPMD is also called Phase Parallel in some cases. With SPMD, the execution of
a parallel program consists of many super steps. Each super step has a computa-
tion phase and synchronization phase. In computation phase, multiple processes
execute the same piece of code in the parallel program, but on different data set.
In subsequent synchronization phase, the processes perform synchronization op-
erations (like barrier or blocking communication).
% Divide-and-Conquer
The Parallel Divide-and-Conquer paradigm uses the same idea as its sequential
counterpart in problem solving: a parent process divides its work into two or more
independent work pieces and the work pieces are done separately. In parallel
computing, the resulted work pieces are done by multiple processors in parallel,
and the partial results of the work pieces are merged by their upper level parent
process. Usually the dividing and merging procedures are done recursively in
parallel programs.
% Master/Slave
In the Master/Slave paradigm, a master process works as the coordinator and it
keeps on producing parallel work pieces and distributes them to slave processes.
When the slave processes finish execution, they return their results to the master
process and wait for another work piece until all the parallel work pieces have
been created and finished.
% Data Pipelining
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In the Pipeline paradigm, multiple processes form a virtual pipeline and a con-
tinuous data stream is input into the pipeline. In the pipeline, the output data of
a process is the input data of the subsequent process. The processes execute at
different stages of computation and they are overlapped in order to achieve paral-
lelism. The hardware version of this paradigm is widely used in modern computer
processors to improve the processing speed.
% Work Pool
In this paradigm, a pool is realized as shared data structure in parallel programs
to store the work pieces. Processes create work pieces and put them into the work
pool. Meanwhile, processes also fetch work pieces from the pool to execute until
the work pool is empty. The pool can be considered as a passive Master; also the
pipeline can be considered as a distributed pool.
Usually the choice of paradigm is determined by the available parallel computing
resources and the type of parallelism inherent in the problem to be solved.
2.3 Software DSMs
Because of the physically distributed memory, programmers have to manage the data
transfer between cluster nodes (for example, by using message passing). DSM is an
approach to integrate the advantages of SMP and message passing systems. As a clus-
ter middleware, distributed shared memory provides a simple and general programming
model for higher level programming environments by enabling shared-variable pro-
gramming. DSM systems can be implemented at software and/or hardware level. Fig-
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Figure 2.2: Illustration of Distributed Shared Memory.
ure 2.2 illustrates a DSM system consisting of , interconnected nodes, each of which
has its own local memory and can see the shared virtual address space (denoted by
dotted outline), which consists of memory pieces on each node.
In order to build a shared virtual memory among the cluster nodes, DSM systems
must deal with the following problems: mapping the logically shared memory space
to the physically distributed memory of each node, keeping the consistency of the data
among the cluster nodes, and locating and accessing data from the memory of each
node. In the software level implementation of DSMs, mapping the memory space is
usually done by mapping some files in to memory. The process of locating and ac-
cessing data depends fundamentally on the consistency semantics, i.e. the memory
consistency model.
In implementing a software distributed shared memory, the consistency model is
critical to the behaviors and performance of the DSM. The original memory consistency
model was sequential consistency [90], which was later proven to be too strict and hard
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to implement efficiently in distributed environments. Some other relaxed consistency
models were proposed to improve the efficiency while keeping the correctness. They
will be introduced in following subsections.
Software DSM systems have the following characteristics: They are usually built as
a separated layer on top of the communication interface; They take full advantage of
the application characteristics; They take virtual pages, objects, and language types as
sharing units. As the popularity of cluster computing grows, shared memory system is
adopted as one of the approaches to achieve high performance cluster computing.
A number of software level DSMs have been implemented in cluster computing sys-
tems. Many of them were implemented as page-based DSMs, such as TreadMarks [85],
SHRIMP [23], Millipede [80], CVM [128], Midway [21, 141], JIAJIA [74], ORION [101],
etc; some others are object-based DSMs, such as Orca [12], Aurora [96], DOSMOS [38],
CRL [83], etc.
There are some other ways to provide shared memory space in parallel program-
ming, such as tuple space. Tuple space is to provide a way to enable different processors
to share data in the form of tuples. Tuple space is a place for processors to put and share
data by using “in” or “out” operations. This idea has been implemented in Linda [6, 40]
and some Linda-based systems such as BaLinda [139, 140].
2.3.1 Cache Coherence Protocols
In a parallel and distributed computing environment such as clusters, there can be mul-
tiple copies of data in local memory space/cache of each processor. This raises the co-
herence problem, which is to ensure that no processor reads data from an obsolete copy.
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Usually there are two alternative mechanisms to address this problem: write-invalidate
and write-update [52]. In write-invalidate, when a datum is written, the writer proces-
sor sends invalidation messages to the other processors which may have copies of this
datum, so subsequent accesses to this datum by processors other than the writer will
ask the writer processor for the most up-to-date value of the datum. In write-update,
the writer processor sends the new value to every other processor to update their local
copies of the datum.
Each protocol has pros and cons. Write-update helps reduce average read latency
but results in more inter-processor communication, while write-invalidation avoids the
retrieval of information that might never be used and hence reduces the number of com-
municating messages but the read latency is higher. In design, a trade-off must be
achieved according to the performance of the interconnection network.
2.3.2 Memory Consistency Models
The memory consistency model has a significant influence on the behavior and system
performance of clusters. Generally, the memory consistency model specifies what event
orderings are legal when several processes are accessing a common set of locations [66].
In other words, memory consistency models determine the value that may be returned
by read operations in a sequence of parallel read and write operations.
The ultimate goal is to make systems behave like sequential machines, therefore the
early choice was sequential consistency, which was defined by Lamport [90] as follows:
Definition 2.3.1 A system is sequentially consistent if the result of any execution is the
same as if the operations of all the processors were executed in some sequential order,
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and the operations of each individual processor appear in this sequence in the order
specified by its program.
Unfortunately, sequential consistency imposes very strict ordering on memory access
operations, so it can not be ideally optimized for high performance. Hence some other
relaxed memory consistency models were developed in order to achieve significant per-
formance improvements in parallel programming. The various memory consistency
models are briefly introduced in the following:
1. Sequential Consistency
Sequential Consistency (SC) says that all processors observe the same order of
read and write operations of each processors on the memory. It was implemented
in some early DSM systems, such as IVY [93] and Mirage [58]. Since SC pre-
cludes many potential optimizations, it is difficult to implement efficiently in
loosely-coupled distributed systems.
2. Processor Consistency
Goodman introduces Processor Consistency [68] in order to relax Sequential
Consistency. In Processor Consistency, two processors may observe different
orders of memory operations, so it is weaker than Sequential Consistency, but the
order of each processor’s memory operation is maintained.
3. Weak Consistency
Dubois et al. proposes an even weaker memory consistency model, the Weak
Consistency [51]. In Weak Consistency, the ordinary memory accesses are sep-
arated from the synchronization memory accesses and the memory is consistent
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only on synchronization accesses.
4. Release Consistency
In Release Consistency (RC) [66], synchronization accesses are further divided
into acquire and release. Those memory accesses that need to be protected are
performed within acquire-release pairs. Ordinary accesses wait until all the prior
acquire operations complete; release operations also must complete for all previ-
ous ordinary accesses to become visible to other processors.
5. Entry Consistency
Entry Consistency (EC) [19] was first introduced and implemented in Midway
system [20]. It requires explicit associations of shared data with synchroniza-
tion variables. On an acquire, only the data associated with the synchronization
variables is guaranteed to be consistent.
6. Scope Consistency
Scope Consistency (ScC) [78] provides a bridge between   and -  . It uses a
concept called consistency scope to implicitly establish the relationship between
data and synchronization events, thus realizing a consistency model that is more
relaxed than   , without the explicit data specification of -  .
The weaker memory consistency models are proposed in order to improve the per-
formance of clusters with DSM systems. In the meantime, programmers must be aware
of the synchronization operations when using the weaker memory models.
Usually the available memory consistency models are provided by the parallel com-
puting systems, but sometimes an application may also require a particular memory
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consistency because of the problem nature. Generally, stronger consistency models
simplify programming work but increase the memory access latency, while weaker con-
sistency models improve the performance but usually require programmers to insert the
relevant synchronization constructs for memory access operations.
2.3.3 Lazy Release Consistency
The Release Consistency memory model guarantees memory consistency only at syn-
chronization points. A synchronization is represented by acquire or release operations.
 
allows the notification of changes to shared memory to be deferred until the time
of synchronization.
RC can be further classified into Lazy Release Consistency (LRC) [84, 86] and Eager
Release Consistency [41] depending on when the modifications of memory pages are
propagated.
According to TreadMarks [132], the information of changes to the shared memory
can be passed from the lock releaser to the subsequent lock acquirer at either of the
following two moments: when the lock is released, and when it is acquired. In the
eager release consistency, the lock releaser notifies all processes of the modifications
to shared memory pages, because the next acquirer is unknown at release time. With
lazy release consistency, the acquirer of the lock gets the information of the changes to
shared memory only when it receives the lock from the releaser, and the other processes
are not aware of the information.
LRC is a refinement of RC and it has been implemented in the TreadMarks DSM
system [85] developed at Rice university. The main idea of LRC in TreadMarks is
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that the modifications of the pages (or diffs) in the shared address space are propagated
only when the requirement of the diffs comes from a remote processor. The delay of
propagation of diffs is to avoid transferring unnecessary data between processors. In
TreadMarks, LRC does not make the modifications (which are made after a lock ac-
quisition) visible to all processors at the time of a release. Instead, only the processor
that acquires the same lock will get the diffs from the previous lock acquirer. Besides,
TreadMarks also employs a multiple-reader multiple-writer protocol with some adap-
tive policies to help keep the coherence [9, 49, 45, 8]. Some of the coherence protocols
are also widely adopted and discussed in many other research work [125, 67, 3].
Though the memory consistency models are rather mature, in the aspect of theoret-
ical performance model and the scalability of software DSMs, there is still unexplored
terrain.
2.3.4 Performance Considerations of DSMs
By relaxing the memory consistency model away from sequential consistency, soft-
ware implemented DSMs can improve the performance with some advanced mecha-
nisms, such as multiple-writer, delayed propagation, etc. Reducing the network traf-
fic also helps improve the efficiency of processors and hence improve the computa-
tion/communication ratio.
Since the network communication is the main overhead of software DSMs in cluster
computing, the performance of DSM greatly depends on the latency of the underlying
network connection. Other considerations include page size, coherence protocol, gran-
ularity, address space organization, etc.
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There has been a lot of work done on performance analysis of DSM systems [77, 1,
135, 54, 138, 24, 120, 133, 94], but they are basically based on experimental or empirical
results of benchmarking without theoretically predictable performance models.
2.4 Introduction to Cilk
In this section, we introduce Cilk, a multithreaded parallel programming language and
run-time system on which our work is based. Cilk’s language features, scheduling pol-
icy, memory model theory, and the analytical performance model will be introduced.
2.4.1 Cilk Language
Cilk1 is an algorithmic multithreaded language. “The philosophy behind Cilk is that a
programmer should concentrate on structuring his program to expose parallelism and
exploit locality, leaving the runtime system with the responsibility of scheduling the
computation to run efficiently on a given platform. Cilk’s runtime system takes care of
details like load balancing and communication protocols. Unlike other multithreaded
languages, however, Cilk is algorithmic in that the runtime system’s scheduler guaran-
tees provably efficient and predictable performance.” [44, 50, 112]
The Cilk language is based on ANSI C. The basic Cilk language consists of  and
some additional keywords indicating parallelism and synchronization. These keywords
are: spawn, sync, cilk, inlet, abort, etc.
When a Cilk program is being executed, it keeps on creating threads in order to
1The latest version is Cilk 5.3, which is available on the Cilk website. Unless otherwise stated, in the
following context, Cilk means the Cilk-NOW (also called distributed Cilk), the version for network of
workstations.
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Figure 2.3: In Cilk, the procedure instances can be viewed as a spawn tree and the
parallel control flow of the Cilk threads can be viewed as a dag.
explore parallelism. In Cilk terminology, a thread is a maximal sequence of instructions
that ends with a spawn, sync, or return (either explicit or implicit) statement. A
procedure in a Cilk program can be broken into a sequence of threads. The creation of
threads is accomplished by the spawn keyword in Cilk programs. At runtime, the cre-
ated threads can further “spawn” other threads, and this “spawn” relationship structures
the procedures as a rooted spawn tree with their threads dag embedded, which is illus-
trated by Figure 2.3. In Figure 2.3, the rounded rectangles indicate procedures and the
circles indicate threads. A downward edge indicates the spawning of a subprocedure.
A horizontal edge indicates the continuation to a successor thread. An upward edge
indicates the returning of a value to a parent procedure. All the three types of edges are
dependencies which constrain the order in which threads may be scheduled.
We see that the parallel control flow of the Cilk program can be viewed as a directed
acyclic graph, or dag. Dag is an important theoretical basis of Cilk, which will be
discussed in later sections.
Cilk programs are pre-compiled to C programs before they are executed. To explore
the power of local processors and at the same time enable the parallelism, Cilk proce-
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dures can be executed in fast and slow style, corresponding to local running and remote
stealing respectively (work stealing is introduced in the following subsection). When
there are no steal requests, procedures are executed in a fast style, which is comparable
to normal C procedure execution. In the case of stealing, slow style is used in order to
pass additional information to support parallel execution.
The basic parallel programming paradigm of Cilk is Divide-and-Conquer. By using
the Divide-and-Conquer strategy, a Cilk program separates a problem into smaller prob-
lems by recursively spawning threads which are assigned smaller computation tasks.
2.4.2 The Work Stealing Scheduler
In parallel computing, scheduling is critical to the efficiency of the whole system. Dif-
ferent scheduling policies may result in quite different performance.
Generally, it is hard to achieve pre-scheduled load balancing for the Divide-and-
Conquer paradigm because of its dynamism. For dynamic parallelism, usually a dy-
namic scheduling policy is adopted. There has been a lot of work done on dynamic load
balancing [102, 25, 115, 18, 136] and scheduling policies [47, 26, 99, 100, 89, 27, 48,
26, 99, 136] for parallel systems, and Cilk is the one using work stealing [37, 36, 35]
and thread migration [129, 82, 119].
In the Cilk runtime system, a work-stealing based randomized scheduling policy is
employed [36, 63, 34]. During the execution, when a processor runs out of work, it
will actively “steal” work from other busy processors by randomly choosing a “victim”
processor.
The spawn tree is explored in a depth-first manner. In implementation, the proce-
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dures are managed by using a double ended queue (deque). The bottom of the deque
can be pushed in or popped out, while the top can only be popped out. When a child
procedure is spawned, the local variables of the parent are saved on the bottom of the
deque and the processor begins to execute the child procedure. When the child proce-
dure returns, the bottom of the deque is popped and the parent resumes. On the other
hand, if there is a steal from another processor, the top-most procedure in the deque is
popped out and sent to the stealing node. This is to make sure that the stealing node
steals the shallowest ready thread in the victim’s spawn tree in order to steal as much
work as possible.
To implement the above work-stealing scheduler efficiently, the THE protocol is
employed, which uses three atomic shared variables T, H, and E to realize the mutual
exclusion on the deque. The details of the THE protocol can be found in [63]. However,
the sharing of information between the source and destination processors of a stolen
procedure gives rise to new memory consistency issues.
2.4.3 Memory Consistency Models
Memory consistency models are an important issue to programmers in distributed envi-
ronment. Cilk people developed a computation-centric theory [62, 61, 60] of mem-
ory consistency model for parallel multithreaded computations. Based on the dag-
consistency model [33, 32], a series of related memory consistency models were de-
veloped for the Cilk-like multithreaded computations. In Cilk, the dag-consistency is
implemented by using the BACKER algorithm (which is introduced in this subsection
later).
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Computation-Centric Memory Consistency Model
Comparing with the processor-centric memory models [51, 4, 68, 86, 66, 20, 78], which
are expressed in terms of processors acting on memory, the computation-centric mem-
ory model is more focused on the computation itself. The philosophy of computation-
centric memory model is to separate the logical dependencies among instructions (the
computation) from the way instructions are mapped to processors (the schedule) [62].
This approach leads to defining formal properties of memory models that are imple-
mentation independent.
The computation-centric memory model theory is based on the concept of compu-
tation and observer function, which are defined as follows [62, 61]:
Definition 2.4.1 A computation .0/2143656798 is a pair of a finite directed acyclic graph
(dag) 1:;/=<+3?>"8 and a function op: <A@BDC , where < is the set of all nodes in the dag,
>
is the set of all edges in the dag, and C is a set of abstract instructions (such as read
and write).
In computation-centric memory model theory, a memory is characterized by a set E
of locations and a set C of abstract instructions. Intuitively, each node FHG < represents




, and each edge indicates a dependency between its
endpoints. Reads and writes to location J are denoted by  K/ J 8 and L / J 8 respectively.
In the dag of a computation, if there is a path from node F to node M , then it is said
that F precedes M , which is denoted by FONPM . To indicate strict precedence, we write
FRQSM . Two nodes F and M are incomparable if FDTQSM and M:TQUF . An empty element
V indicates that no write operation has been observed and V Q;F for every node F of
any computation. Based on the above semantics of computation, an observer function
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is defined as follows:





satisfying the following properties for all J^G_E and FHG <Y][ V \ :








3. If FbT V and 5679a`/ F 8` L / J 8 then W / J 3 F 8c F .
On the basis of the concepts of computation and observer function, memory model
is defined as a set of pairs of computations and observer functions:








an observer function for  \ .
In computation-centric memory model theory, the strictness of memory models is
compared according to the following definition:
Definition 2.4.4 A memory model d is stronger than a memory model dXn (or memory
model d)n is weaker than memory model d ) if d i don .
It means subset is stronger because the subset allows fewer memory behaviors.
There are also some properties defined in computation-centric theory, i.e. con-
structibility, completeness, etc, which are fully discussed in [61], [60] and [62].
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Dag Consistency and Location Consistency
Initially the dag consistency was developed to support the Cilk multithreaded parallel
programming, and later it was enlarged to be a family of consistency models, including
location consistency [61] 2. The memory models can be defined based on the topologi-
cal sorts of the dag of computation and the last writer function. A topological sort p of
a dag graph 1 is a total order on the node set < consistent with the precedence relation.
The set of all topological sorts of a dag graph 1 is denoted by p+q /21r8 . The last writer
function is defined as follows:
Definition 2.4.5 Let  be a computation, and pGspq /2t8 be a topological sort of  .
The last writer function according to p is Lu l Ev <_Y_[ V \ @B <sYH[ V \ such that for
all J^GwE and FwG <xYy[ V
\
:























8 for all M~G < .
The last writer function is actually an observer function for computation.
Based on the topological sorts and last writer functions, sequential consistency and
location consistency are defined in computation-centric theory as follows respectively:








2This location consistency is not the model with the same name introduced by Gao and
Sarkar [64]. [60] has the detailed justification.
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According to the above definitions, sequential consistency requires that the topo-
logical sort be the same for all locations, while location consistency requires that all
writes to the same location behave as if they were serialized, so location consistency is
weaker than sequential consistency. In location consistency memory, for all location J
there exists a topological sort p$ of computation such that every read operation on lo-
cation J returns the value of the last write to location J occurring in p . The whole dag
consistency memory model family is fully discussed in [61].
Location consistent shared memory is developed for fully strict multithreaded com-
putations [31], which means in the dag of a computation every dependency edge goes
from a procedure to either itself or its parent procedure. The computations of Cilk pro-
grams are fully strict because the result of a Cilk procedure can only be returned to the
procedure that calls it. According to the semantics of the Divide-and-Conquer strategy,
a big problem is divided into many independent small problems, so there are no inter-
acting mechanisms for the sibling Cilk threads. However, for those computations which
are not fully strict, the semantics of the memory model and computations have to be
modified or redefined. This problem will be further addressed in Chapter 3.
The BACKER Algorithm
The BACKER algorithm [33] was proposed to implement the dag consistency. With the
BACKER algorithm, shared memory locations can have different versions in any of the
processor caches and the main memory – backing store, which is the home of the data
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of memory locations. In order for each processor to access the most up-to-date data of a
memory location, the data must be transferred from the backing store to the local cache
of the processor first.
The BACKER algorithm works as follows: there are three basic operations for pro-
cessors to operate on shared memory locations: fetch, reconcile, and flush. A fetch
operation copies a location from the backing store to the cache of a processor and marks
the cached location as clean, so the processor has the most recent copy of the location.
A reconcile operation copies a dirty location from a processor cache back to the back-
ing store in order to keep the copy at “home” most up-to-date. Meanwhile, the cached
location is marked as clean. Lastly, a flush operation removes a clean location from a
processor’s cache.
The shared memory is kept coherent by the BACKER by using the above three basic
operations: When a processor accesses (read from or write to) a memory location, the
operation is performed on the copy in its local cache. If a copy is not present in the local
cache, it will fetch from the backing store to get the latest version and then perform the
operation. For write operations, the dirty bit will be set. Since the capacity of the cache
is limited, sometimes it is necessary to flush some clean locations to make space for the
new locations. To remove dirty locations, processors first reconcile and then flush them.
The BACKER algorithm also performs additional reconciles and flushes to enforce
location consistency besides the three basic operations. For each edge FHQM in the dag
of a computation, if nodes F and M are on different processors 7 and  respectively, then
7
will reconcile all its cached locations after executing F but before enabling M , and 
will also reconcile and flush its entire cache before executing M .
The BACKER algorithm uses a convenient way to keep the coherence of the copies
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in different locations, and it is not so complex to implement. It is similar to “home-
based” coherence protocol [45], in which case the home keeps the most recent version
of location data and the processors always keep in touch with the home. Actually, the
backing store can also be logical: reconcile just makes the local cache pages “latest”
and other remote copies “invalid”; when the other copies are accessed, page misses
occur and this will cause data transfer from the processor where the “latest” version is
located. This is the approach we have adopted in our work.
2.4.4 The Performance Model
A lot of work has been done on the performance bounds of parallel computing with
various methodologies, such as fork/join [97, 89], heterogeneous systems [14], DSM
systems [87, 95, 121, 98], multithreaded multiprocessors [43], etc.
Cilk provides users an algorithmic model of application performance to predict the
runtime of Cilk programs. The execution time of Cilk programs can be measured in
terms of its work and critical path length. The work of a computation, denoted pc ,
is the number of instructions in the dag of the computation, which corresponds to the
amount of time required by an one-processor execution. The critical path length of a
computation, denoted pIŁ , is the maximum number of instructions on any directed path
in the dag of the computation, which corresponds to the amount of time required by an
infinite-processor execution.
For fully strict multithreaded algorithms running on  processors, Cilk’s random-
ized work stealing scheduler achieves performance close to a lower bound, which is
p$
*
 or pŁ . Specifically, for any such algorithm and any number  of processors, the
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Cilk scheduler executes the algorithm in expected time  / p` * RpŁ 8 [31, 36].
The above model accounts for various overheads introduced in p` and pŁ by the op-
erating system, shared memory protocol, etc. Observing some factors (i.e. cache size,
cache miss service time, etc) which affect running times, Cilk’s performance model is
further refined [32, 61]. With cache size  which is partitioned into  * ' lines of length







cache, and p$ is referred as the computational work, which corre-
sponds to the serial execution time if all cache misses take zero time to be serviced. The
number of cache misses taken in the serial execution is defined as serial cache complex-
ity, which is denoted by  /  3 ' 8 , so there exists pr /  3 ' 8` p$b /  3 ' 8 . Similarly,
the critical-path length can also be split into two portions: One is total critical-path
length pŁ /  3 ' 8 , which is the maximum overall directed paths in the dag of computa-







cache. The other is computational critical-path length p$Ł with zero cache
miss cost of the time. The following theorem [61] bounds the parallel execution time of
multithreaded Cilk programs:
Theorem 2.4.8 Consider any fully strict multithreaded computation executed on  pro-
cessors, each with an '  j cache of height  , using the Cilk work-stealing scheduler
in conjunction with the BACKER coherence algorithm. Let  be the service time for a
cache miss that encounters no congestion, and assume that accesses to the main mem-







serial cache misses, p /  3 ' 8 p$^ /  3 ' 8 total work, and pŁ critical-
path length. Then for any fA 	 , the execution time is  / p` /  3 ' 8?* )tHpŁjtZrK

















Proof: See [61].  
2.5 Remarks
Cluster computing is a rapidly growing technology for parallel and distributed comput-
ing and a number of parallel systems have been developed for clusters. Some cluster
computing systems use distributed shared memory as a middleware, and the memory
consistency model of DSM acts as an underlying base of the high level programming
paradigms.
Even though many parallel systems have been developed for cluster computing,
few of them are efficient in multiple paradigms. In addition, parallel programming
paradigms are not formally and systematically analyzed.
Cilk is an efficient multithreaded parallel runtime system. In cluster environment,
there is no user level shared memory in Cilk, because Cilk was initiated for solving
problems by using Divide-and-Conquer with recursion. However, in cluster computing,
cluster-wide user level shared virtual memory is necessary in many cases in order to run
parallel applications using shared variables with some paradigms other than Divide-
and-Conquer. So it is valuable and desirable to develop a runtime system to support a
wider range of applications with more paradigms.
Chapter 3
The Mixed Parallel Programming
Paradigm
This chapter1 elaborates on the idea of developing and supporting multiple parallel pro-
gramming paradigms by using formal methods based on computation-centric theory of
memory model [62].
Parallel programming paradigms (or parallel algorithmic paradigms) define ways
to structure algorithms to run on a parallel system [75]. Usually a particular parallel
system is good at one particular programming paradigms. This limits the generality of
parallel runtime systems. So it is desirable to enable a parallel system to support mixed
programming paradigms. In this chapter, formal methods are developed to address the
problem of supporting multiple paradigms. We show a graph-theoretical way to realize
mixed parallel programming paradigms from the viewpoint of memory models.
The execution of both sequential statements and parallel control statements of a par-
1The contents of this chapter are partially published in [106].
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allel program can be described by an execution instance dag ¡ ¢/£`3 - 8 , where the
node set £ represents the execution of a parallel task, forking of tasks, or synchroniza-
tion, and the edge set - represents the data dependencies between the nodes.
Given that the execution instance dags of different paradigms have different fea-
tures, we define a general parallel programming paradigm with common attributes of
dags and then define specific paradigms (such as SPMD, Divide-and-Conquer, Mas-
ter/Slave, etc) with their special features on the dags. Under this graph-theoretical
framework of paradigms, we show that SPMD, Divide-and-Conquer, and Master/Slave
are all subsets of the general paradigm. We further extend Divide-and-Conquer to the
mixed paradigm and this mixed paradigm is a super-set of Divide-and-Conquer, SPMD,
and Master/Slave.
We also observe that there are some relationships among the strictness of compu-
tation, paradigms, and the memory consistency models. According to computation-
centric memory model theory, Cilk with '  memory consistency model is adequate for
the fully strict multi-threaded computation under the Divide-and-Conquer paradigm.
Based on this, the memory model is extended with    consistency (see details in
Chapter 5), and the resulted SilkRoad is capable of supporting a wider range of com-
putation and more paradigms besides Divide-and-Conquer. This implies that under the
graph-theoretical framework of parallel programming paradigm, by extending the un-
derlying memory consistency model, it is possible to support less strict computation and
more paradigms.
The remainder of this chapter is organized as follows: Section 3.1 proposes the
graph theory for parallel programming paradigms, then some widely used parallel para-
digms are formally defined in Section 3.2. In Section 3.3, we define the mixed paradigm
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and analyze its relationship with parallel computation. Some related work is introduced
in Section 3.4. Finally, Section 3.5 gives a summary for this chapter.
3.1 Graph Theory of Parallel Programming Paradigm
There are many different definitions for parallel programming paradigm. The parallel
programming paradigm we discuss here is the algorithmic paradigm. A programming
paradigm is a class of algorithms that solve different problems but have the same control
structure [72]. In some cases, it is also called parallel programming model.
As suggested by Ian Foster [59], the design of parallel algorithms consists of four
distinct stages: (1)Partitioning; (2) Communication; (3)Agglomeration; and (4)Map-
ping. The agglomeration and mapping are lower level concrete implementation con-
siderations (they have, for example, a close relationship with load balancing), while
the partitioning and communication depend on abstract semantics of the higher level
programming paradigms. That means the paradigms should define the means of parti-
tioning and communication of the tasks.
We try to characterize parallel programming paradigms from the viewpoint of pro-
gram execution. We say a graph-view of an execution of a parallel program is an exe-
cution instance. Note that the execution instance dag defined in this chapter is different
from the dag defined in computation-centric memory model theory, in that the set of
nodes in the latter is defined in a finer granularity (it represents the instances of in-
structions like read and write operations on memory) and does not include the parallel
control constructs. Before we formally define execution instance, some notations and
items used in this chapter are introduced first.
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In a parallel program which implements a parallel algorithm, the statements can be
divided into two classes: the sequential computing statements (including assignments,
selection statements, repetition statements, function calls, etc) and the parallel control
statements which deal with parallel control issues such as decomposition and synchro-
nization. Many paradigms require some parallel control statements at the programming
level to explicitly express parallelism.
In various parallel control statements, “fork/join” is a widely used for dynamic par-
allelism. In fork/join parallelism, the sequential computation is split by “fork”ing some
tasks and the results are then “join”ed, so that there should be some forking and joining
statements acting as parallel control statements.
“Barrier” and “lock” are two other widely used parallel control mechanisms for
global synchronization and mutual exclusion. In following discussion we use these par-
allel control statements (i.e. fork, join, barrier, and lock) to express the decomposition
of a sequential computation as well as the communication in programs.
To simplify the analysis of various parallel paradigms, it is assumed that parallel
programs with a certain kind of paradigm can be written in a base parallel language ' ,
which consists of a set of necessary sequential statements plus a set of parallel control
statements.The EBNF syntax of statements in ' can be demonstrated as follows ( qrq is
for sequential statements; tq is for parallel control statements; q`' is for statement list;







if - then q`' ¦ else q`' § end
¨
for , ©«ª n l¥ nj- to - ¦­¬6® - § do qr' end








¨ join ¨ lock (E) ¨ unlock (E) ¨ barrier
¨









Hence the execution of the parallel program is separated into many “small executions”
by performing parallel control operations specified by the parallel control statements in
the program written in ' . Each small execution is a parallel task, which is defined as
follows:
Definition 3.1.1 A (parallel) task is an execution between two consecutive parallel con-
trol operations on a processor during the running of a parallel program written in base
parallel language ' .
From the definition we know that a parallel task is a dynamic concept. It is the basic
unit of continuous execution without being interrupted by parallelizing constructs on a
processor.
To clarify the above definition, Figure 3.1(a) shows the core pseudo code of sequen-
tial matrix multiplication ( j3  36  are matrices and  ²³ R ), and Figure 3.1(b)
shows its parallelized counterpart. In Figure 3.1(b), the data is (implicitly) divided into
several parts ( ´ ranges from µg¶ · ¶ Z´ to ª¸ Z´ ) to be processed in parallel. There is
also a global synchronization (the barrier statement) in order to join all of the partial
results. In this example, each sub-computation between the start point and the joining
point can be treated as a parallel task. Similarly, In Figure 3.2, the pseudo code of cal-
culating Fibonacci numbers is shown (both the sequential and the parallel version). In
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for i  := 0 to matrix_size do
¹
  for jº  := 0 to matrix_size do¹
    for k  := 0 to matrix_size do
¹
      R( i, j ) += A(» i,k ) x B(» k,j );»
for
¼
i := start_Pi   to end_Pi do¹
  for jº  := 0 to matrix_size do¹
    for k := 0 to matrix_size do¹




    end
  end
end½
      end
    end
  end
Figure 3.1: Demonstration of a parallel matrix multiplication program (  ¾¿ O )
and its execution instance dag.
the parallel code, “fork” and “join” are used to specify the explicit decomposing and
synchronization of the tasks, while no explicit fork is used in Figure 3.1.
Like in the graph analysis of sequential programs, there may also be precedence
constraints between the parallel tasks. Some tasks cannot be executed until some other
tasks has been finished. In our notations, Q is used to describe this relationship. For
tasks F and M , if F must be executed before M and there is no other tasks in between,






. If FHQM , we say F is the immediate predecessor of M , or 7À·ª
9/ M 8` F and M is
the immediate successor of F , or µ
F9ÁÂÁ / F 8{ M . This precedence constraints also apply
to the parallel control operations.
Definition 3.1.2 An execution instance of a parallel program is a directed acyclic graph
(dag) ¡ Ã/£`3 - 8 , where £ is a set of vertices representing tasks and parallel control
operations, - is a set of edges representing precedence constraints between tasks and
parallel control operations. £ and - are defined as follows:
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Fib (n)
  if n < 2    then return n;
  else
    x = fork  Fib (n-1);
    y = fork  Fib (n-2);
joinÄ ;
    return (x + y);
 end
Fib (n)
  if n < 2 then return n;
  else
    x = Fib (n-1);
    y = Fib (n-2);
    return (x + y);
endÅ
(a) (c)(b)














































































The vertices in ¡ are divided into three classes: task nodes £ u , forking nodes £9Ç ,
and synchronization nodes £È . Specifically, the forking nodes represent the behavior
of splitting computation into many tasks under a paradigm. This can be done implic-
itly or explicitly, statically or dynamically, depending on the semantics of the different






 , which means the splitting is done at the beginning of the compu-
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tation by the forking node ( the start node MÎ ). For those paradigms which split compu-





 , which means besides the MÎ , there are some other
splittings during the computation. The outgoing edges from the nodes in £"Ç are then
defined as distributing edges -+É , which represents the behavior of distributing the tasks
to the available processors. Lastly, £È is abstracted from the synchronization/joining of
tasks. Intuitively they are the joining of partial results or barrier-like synchronization
between the tasks. It actually shows the data dependence in parallel computation. £IÈ
can represent either partial or global synchronization. The edges connecting to or from
£zÈ
are also classified into synchronization edges - È . - È also includes the mutual edges
which represent the synchronization between two individual tasks (intuitively, this is
abstracted from “lock” and “unlock” operations in computation).
To further illustrate the definition of execution instance dag, Figure 3.1(c) and Fig-
ure 3.2(c) show the parallel execution instance dags corresponding to the parallelized
program in Figure 3.1(b) and Figure 3.2(b) respectively.
Paradigms differ in partitioning computation, mapping tasks to processors, and
defining the synchronization manners of tasks. So their execution instance dags also
differ from each other. The implementation of a paradigm depends on the runtime sys-
tem with the scheduling and load balancing policies. The details of implementation are
out of the scope of our discussion and we only care about the semantics of the abstract
logical execution of computation.
With memory model definition in the computation-centric theory [62] (see Chap-
ter 2) and the definition of execution instance dag, now parallel programming paradigm
can be defined as a set of tuples of parallel programs, memory model, and the execution
instance dags:
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Definition 3.1.3 A parallel programming paradigm is a set Ï)Ð2Ñ U[e/2t3 d 3 ¡ 8{le is a
parallel program and ¡ is an execution instance dag of  on memory model d \ .
We say ÏÐ2Ñ is a general parallel programming paradigm for parallel computing. It
defines the general elements in paradigms. However, specific paradigms may also vary
in semantics with the underlying runtime system and scheduler. In the following section
we define several widely used paradigms and prove that they are subsets of the general
paradigm.
3.2 Some Specific Paradigms
In this section, we define and analyze several specific paradigms, i.e. SPMD, Divide-
and-Conquer, and Master/Slave and their relationships with the general paradigm.
SPMD






where ¡ Ò/£`3 - 8 is an execution instance dag of parallel program  on mem-
ory model d on  processors
\
























outgoing degree / M 8c 	 or tÍ incoming degree / M 8r 
\
.






(b) Basic structure of a SPMD program (c) execution instance dag
forall i
Ó
:=0 to n do
  for jÔ :=0 to N do
    x[ iÓ ] := f_i(x);
    barrier;
end
end
(a) An example program
































In SPMD the data is statically divided into  partitions at the start node MÕÎ (where
 is the number of processors). The processors then execute the same piece of program
code operating on different data sets. During the computing, the sub-computation may
need to synchronize at the barrier nodes. The partial results on all processors will be
joined together at the final vertex of the execution instance dag. Figure 3.3 shows a
sample SPMD program, the structure of typical SPMD programs (figure(b) comes from
[39]), and the demonstrative execution instance dag.
In the following, the relationship between the SPMD paradigm and the general
paradigm is discussed. First, it is necessary to define the “ Ö ” relation of two graph
sets. We say set

is a subset of set  (denoted by  ÖS ) if for any element  G  ,
there exists an “equivalent” element ¬ Gs , and there exists at lease one element Á in 
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which has no equivalent elements in

. Here we say element
¬




¬ is  ( ¬A ) or ¬ is isomorphic to  . This “equivalent” concept can also
















Ø is equivalent to ¬ÂØ , ..., and Ú is equivalent to ¬ÂÚ .























of ¡ and then prove







GbÏÐ2Ñ . We first construct an isomorphic graph ¡ n
by following steps:




as ¡ SPMD, so
£






















2. Uniquely tag all the vertices in
£
SPMD with 	 and natural numbers, say, tag the






3. Carry the tags of the nodes in ¡ SPMD over to the nodes in ¡n .












, for all edges connecting M and
other adjacent nodes in £ SPMD, create corresponding edges connecting Mn and cor-
responding nodes in £ n .











n , we consider three possibilities:





, Mn represents an execution of a task, which is mapped from the vertices








































2. if ª n G- nÈ , then F n G
£zÈ
áãâ or M n G
£zÈ




So ¡ n is also an execution instance dag and according to Definition 3.1.3, /=t3 d 3 ¡ n 8 G








É , we can construct a ¡n






On the other hand, we can find at least one /2j3 d 3 ¡ 8 in ÏZÐ2Ñ such that /2j3 d 3 ¡ 8 is





 , which means it has some
other distributing nodes besides the start node MeÎ , so this ¡ is not an execution instance






TGyÏ SPMD. Finally we have Ï SPMD ÖÏÐ2Ñ .  
Divide-and-Conquer











is an execution instance dag of parallel program  on memory model d \ , and















































































, we construct an







of ¡ by using the same method of theorem 3.2.2. In
















, Mn represents an execution of a task, which is mapped from the vertices







, then we have incoming degree / Mn 8` 	 or  and outgoing degree / M&n 8m
 , that is to say M&n is the start node M&n
Î



















Gs-Zn , two possibilities are considered:





















So ¡n is also an execution instance dag and according to Definition 3.1.3, /2t3 d 3 ¡KnIG















On the other hand, we can find at least one /2j3 d 3 ¡ 8 in ÏZÐ2Ñ such that /2j3 d 3 ¡ 8 is





 , which means it has only one
forking node, i.e. the start node MÎ , so this execution instance dag ¡ is not an execution






TGyÏ DC. Finally we have Ï DC ÖDÏÐ2Ñ .  
Figure 3.2(c) shows the execution instance dag of program Fib(3).
Master/Slave
Definition 3.2.5 The Master/Slave paradigm çjèéÞêSëeì=ítî6ïXî6ðjñàò where ð.ê0ìó`î6ôtñ is
an execution instance dag of parallel program í on memory model ï|õ , and the vertices
set ó and edges set ô are defined as follows:
ö
óêóÕ÷+øózùøó9é , where
– óú÷«êëàûò û is a node representing an execution of a task õ ,
– ózùwêë start node ûüõ , and
– ó9é)ê.ëàûò incoming degree ì2ûeñrêÜýþ outgoing degree ì2ûeñ`êPßõ .
ö 










Figure 3.4: The structure and execution instance dag of static Master/Slave programs
– ôÊé)êëeì$î×ûeñàò ûsó9éúõ .
In the Master/Slave structure, master process produces tasks and distributes them
to slaves. When slaves finish tasks, they return the results back to the master. Com-
munication only occurs between the master and slaves, so the incoming degree of the
synchronization nodes is two (one from master itself and the other from a slave). The
tasks are produced statically, so the forking node is the start node, which is in the mas-
ter process. Static or dynamic load balancing strategy can used. Figure 3.4 shows the
structure of static Master/Slave programs and the execution instance dag (where fig-
ure(b) comes from [39]).
Theorem 3.2.6 çèéDç	 .
Proof:  a tuple ì2íjî6ïXî6ðtñ ç MS where ð MS ê ìó MS î6ô MS ñ , we construct an
isomorphic graph ðê³ìkóî6ô ñ of ð by using the same method of theorem 3.2.2. In






 , we consider three possibilities:
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1. if û  ]ó 
÷
, û  represents an execution of a task, which is mapped from the vertices
in ð MS, so ûﬀyóú÷ﬂﬁﬃ ;
2. if û  yó 
ù
, then û  ê ûü , so û  sózù ﬁﬃ ;
3. if û  só 
é




 ê0ì  î×û  ñ$sô 
, we consider two possibilities:
1. if    sô 

, since   yóÀù ﬁﬃ , so    _ô
 ﬁﬃ ;
2. if   %sô
é
, then û&%yózéﬂﬁﬃ , according to Definition 3.1.2,    also sôÊé#ﬁﬃ .
So ð

is also an execution instance dag and according to Definition 3.1.3, ì=ítî6ïXî6ð

ñ'




On the other hand, we can find at least one ì2íjî6ïXî6ðjñ in ç such that ì2íjî6ïXî6ðtñ is
not in ç MS. For example, we can find a ð whose ò óÀùò( Ûß , which means it has more
than one forking node, so this execution instance dag ð is not an execution instance of
ç MS, so this tuple ì2ítî×ï«î×ðtñ	)]ç MS. Finally we have ç MS Dç .  
In Master/Slave, the decomposition is performed statically by the master process
before parallel computing begins, the distribution and joining are done by the master
process and slave processes are only responsible for computation.
There is no overlapping between ç SPMD and ç DC, because for the nodes in óé SPMD ,
their outgoing degree is * (for the final node) or the number of processors + , while for
the nodes in óé DC , their outgoing degree is ß . Intuitively, the synchronization nodes in
SPMD are for global synchronization (such as barrier) and the synchronization nodes






Figure 3.5: The relationship between the discussed parallel programming paradigms.
in Divide-and-Conquer only go to the next task or return to its father task’s procedure.
The relation between SPMD, Divide-and-Conquer, and Master/Slave can be illustrated
by Figure 3.5.
3.3 The Mixed Paradigm
A memory model specifies the values that may be returned by memory with the execu-
tion of a memory operation. Different paradigms may have different synchronization
features: implicit or explicit, local or global. This results in different memory model
requirements. For example, for Divide-and-Conquer, Location Consistency is enough,
since no global shared variables and synchronizations required. However, for SPMD
or Master-Slave, they may need user level globally shared memory, since the programs
may have global shared variables and synchronizations. For a particular parallel pro-
gramming paradigm, the expression of parallelism is a high level programming issue,
and its lower level memory model implementation can vary greatly .
With the above observation, we attempted to enlarge Divide-and-Conquer paradigm
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by extending the memory consistency model and providing user level shared memory.
We start our discussion from the strictness of parallel computation.
3.3.1 Strictness of Parallel Computation
Our discussion on the strictness of parallel computation is based on the discussion in
Blumofe’s Ph.D thesis [31]. Blumofe defined the strictness condition of multithreaded
computation. According to [31], a strict multithreaded computation is a computation
where every dependency edge goes from a thread to one of its ancestor threads. In fully
strict computation, the father thread only synchronizes with its child threads and its own
parent. This definition is built on multithreaded computing with Divide-and-Conquer,
in which case a computation is divided into independent sub-computations and they
only return the results to their upper-level computation.
For the parallel programming paradigms other than Divide-and-Conquer, there may
be some cases where the sub-computations need to synchronize with each other. If we
extend the execution instance dags of Divide-and-Conquer by providing such synchro-
nization nodes or edges, then extended dags also allow synchronizations between the
sibling threads. We say the corresponding paradigm is a mixed parallel programming
paradigm and the parallel computation is partially strict computation, which can be
defined as follows:
Definition 3.3.1 For a given fully strict computation ,¾ê ìkðKî.-./9ñ , if there exists syn-
chronization edges ô 
é
and synchronization nodes ó 
é






directed acyclic graph, then ì2ð

î.-./9ñ is a partially strict computation.
We say the dag ð  is an extended dag of ð and it is an execution instance dag of
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a partially strict parallel computation. In the extension of the dag, a global synchro-
nization can be mapped to a synchronization node with some incoming edges and same
number of outgoing edges (usually this number equals to the number of processors); a
global mutual exclusion can be mapped to a single synchronization edge between two
nodes. More details will be illustrated in Chapter 5.
3.3.2 Computation Strictness and Paradigms
The programming paradigm definition also suggests its relationship with the strictness
of computation. In this section our discussion is based on the definition of the strictness
of computation in [31]. According to [31], computation can be non-strict, strict, or
fully strict. In the fully strict computation, every dependency goes from a thread to its
parent (direct ancestor). In a strict multithreaded computation, every dependency edge
goes from a thread to one of its ancestor threads. 23, is suitable for the fully strict com-
putation. By extending the dag with synchronization edges, we relax the strictness of
computation and have the partially strict computation. In partially strict computation,
a thread can synchronize not only with its parents, but also with its siblings. Based
on the extended dag, a consistency model named 45, 6&798 (see further discussion in
Section 5.3) is defined. If the strictness of computation is further relaxed , then we get
the non strict computation, in which case threads can synchronize with each other arbi-
trarily. The appropriate memory model supporting this computation is :;, (Sequential
Consistency). The relationship between programming paradigm, strictness of memory
model, strictness of computation can be demonstrated by Figure 3.6. This figure shows
that when extending the memory consistency model, the corresponding computation is










Figure 3.6: The relationship between paradigms, memory models, and computations.
stricter, and it may also support more programming paradigms.
3.3.3 Paradigms and Memory Models
In DSM-based parallel systems, parallel programming paradigms need the underlying
support from memory consistency models for certain kinds of parallel computation.
Specifically, Divide-and-Conquer paradigm requires the underlying 2;, for fully strict
computation; the needed memory model in the mixed paradigm (see next section) is
actually the 45, 6&78 memory model for partially strict computation; and the general
paradigm with :<, is appropriate for non-strict computation.
3.3.4 The Mixed Paradigm
In this section a mixed parallel programming paradigm is developed on the basis of
Divide-and-Conquer and the extension from 2;, to 45, 6=798 .
Definition 3.3.2 The mixed paradigm is a set ç MP ê ëeì2íjî6ïXî6ðjñàò ð is the extended
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execution instance dag of parallel program í on the corresponding extended memory
consistency model ï|õ .
Theorem 3.3.3 ç MP > ç DC.
Proof: "ì2íjî6ïXî6ð DC ñ?yç DC, ï is 23, consistent memory model, ð DC is the execu-
tion instance dag of í on ï . According to definition 3.3.1, ð DC @ ð  where ð  is an
extended dag of ð . So there exist a three tuple ì=ítî6ïXî6ð ñ such that ì=ítî6ïXî6ð ñ
ç MP.
So we have ç MP > ç DC.  
Theorem 3.3.4 ç MP > ç SPMD.
Proof: "ì=ítî6ïXî6ð SPMD ñyç SPMD, ð SPMD is the execution instance dag of í . Accord-
ing to definition 3.3.1 and definition 3.2.1, the nodes and edges of ð SPMD are subsets
of those of ðjè	A (i.e. ð

) respectively, so ð SPMD @ ð  where ð  is an extended dag
of ð . So there exist a three tuple ì=ítî6ïXî6ð ñ such that ì2íjî6ïXî6ð ñç MP. So we have
ç MP > ç SPMD.  
Theorem 3.3.5 ç MP > ç MS.
Proof: "ì2ítî×ï«î×ð MS ñ?]ç MS, ð MS is the execution instance dag of í . According to
definition 3.3.1 and definition 3.2.5, the nodes and edges of ð MS are subsets of those of
ðè	A (i.e. ð  ) respectively, so ð MS @ ð  where ð  is an extended dag of ð . So there
exist a three tuple ì2íjî6ïXî6ð  ñ such that ì2ítî×ï«î×ð  ñsç MP. So we have ç MP > ç MS.  
Intuitively, introducing global barriers makes SPMD possible, and introducing global
locks facilitates the Master/Slave paradigm. The mixed paradigm is shown in Figure 3.5
(the dotted circle).
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3.4 Related Work
This section covers the related work on following various topics: integrating multi-
ple parallel programming paradigms/models, language support for multiple paradigms,
graph analysis of programs or computation, strictness of computation, etc.
There has been some research work on the multiple parallel programming paradigms
according to various definitions of paradigm that are different from ours. Millipede vir-
tual parallel machine [81] provides a set of interface to support ParC [17], CParPar [16],
and Java [69, 91] for cluster computing, each of which stands for a so called paradigm.
Hamelin et.al provided a multi-paradigm object oriented parallel environment [71] sup-
porting both control and data parallelism using both SPMD model and shared virtual
memory. Leichl et al. analyzed the multi-parallel parallelism, which was defined by
them to be the simultaneous application of both distributed and shared memory par-
allel processing techniques to a single problem [92] in clusters. Anthony Hey et.al
implemented multi-paradigm parallel programming with Occam [73] for transputers
by supporting “processor farm”, “geometric array”, and “algorithmic pipe” paradigms.
Hansen defined a programming paradigm and a programming methodology for sci-
entific computing based on programming paradigms for multicomputers in [72]. He
discussed the following paradigms: pipeline, divide and conquer, parallel monte carlo
trials, and parallel cellular automata. Ian Foster discussed the design issues in designing
parallel algorithm procedure in [59]. A lot of work has been done on integrating par-
allel programming paradigms/models, but the paradigms were defined differently and
few of them formally analyze the role of memory consistency model in paradigms.
Some related work is focused more on parallel programming languages. Aiken et al.
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examined synchronization patterns for different style paradigms and languages in [7].
Mani Chandy and Ian Foster et al. [42] provided an integrated support for task and data
parallelism by providing language extensions and compile-time analysis. Their work
was based on integrating Fortran M and HPF. Scott et al. discussed multi-model parallel
programming in PSYCHE in [118] based on shared memory and message passing mod-
els. Rabhi [111] analyzed an approach of providing an intermediate level consisting of
common parallel programming paradigms including data parallel, processor networks,
etc. Rehg et al. [113] discussed integrated task and data parallel support for dynamic
applications. The above work did not discuss the relationship between memory models
and paradigms.
There were also a lot of graph analysis work (or dag-based work) on parallel pro-
gramming and scheduling, but they are not focused on both parallel programming
paradigms and memory models. Filho et al. used a graph-theoretic model to analyze
shared-memory legality [57]. Their model is based on graph expression of read/write
operations on memory locations and shows what operation orders are valid. Although
they also use the acyclic dag to analyze memory models, their work is focused on rather
basic formal discussion on memory operation orders and programming paradigms are
not mentioned. Jeanne Ferrante et al. presented program dependence graph (PDG) in
[56]. V. Sarkar et al. [117, 116] studied parallel program graph (PPG) on the basis
of control flow graphs and data dependence graphs. T.Ball and S. Horwitz proposed a
way to construct control flow from data dependence in [13]. Blieberger et al. [29]
analyzed symbolic data flow for tasking programs. Cytron [46] analyzed control and
data dependence proposed automatic generation of DAG parallelism from sequential
programs. Stoltz and Wolfe [123, 124] studied a sparse data-flow technique for DAG
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parallel programs using precedence graph. Thornton et al. gave a graph analysis for run-
time minimizing in multi-threaded architectures in [131]. Blelloch et al. studied related
parallel algorithms and defined and discussed directed acyclic graphs (dags) in NESL
[27, 25, 28]. Alain Darte et al. discussed scheduling and automatic parallelization in
[48].
The strictness of computation is discussed in Blumofe’s Ph.D thesis [31], where
fully strict computation is defined and analyzed in Cilk system. However, it is based on
Divide-and-Conquer only and is not related to multiple paradigms.
3.5 Summary
This chapter presents a novel way to view and define parallel programming paradigms
by taking the underlying memory models into account as an important factor. The
programming paradigms are defined and analyzed in terms of a dag view of the exe-
cution. It shows the approach to support multiple paradigms by extending the memory
model, and hence support a wider range of parallel computation. A mixed paradigm is
proposed based on the extensions of the dag of Divide-and-Conquer programs (based
on 2;, ),The mixed paradigm is a super-set of some paradigms including Divide-and-
Conquer, SPMD, and Master/Slave. Our mixed paradigm is supported by SilkRoad,
which is based on the 45, 6&798 consistency model extended from 23, .
Chapter 4
SilkRoad
This chapter describes the SilkRoad system, which is developed to explore the idea of
supporting multiple parallel programming paradigms.
SilkRoad is a variant of the Cilk system. It is developed based on Cilk by extending
its memory consistency model with 45, 6&798 consistency (see Chapter 5 for details).
SilkRoad does not use the backing store as the “home” of the global virtual memory
pages for the runtime system. Instead, it introduces the semantics of the Lazy Release
Consistency ( 2;45, ) [84] to maintain the consistency of the pages on each processor’s
local memory.
At the programming level, SilkRoad provides a shared memory for users. With the
user-level shared virtual memory, there can be shared variables in parallel programs in
SilkRoad, and programmers can use cluster-wide global locks for mutual exclusion on
shared variables as well as barriers for global synchronization.
The consequence of the extensions is that SilkRoad is able to support both Divide-
and-Conquer applications and some other applications that need to use shared variables.
56
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These applications are not fully strict computation (see Chapter 3 for detailed discus-
sion) and they cannot be run directly on Cilk.
Cilk is not only a multithreaded parallel runtime system, but also a parallel pro-
gramming language based on ANSI C with some parallel constructs. As a variant of
Cilk, SilkRoad inherits the programming features of Cilk while introducing more facil-
ities to users. In this chapter we also shows how the additional facilities in SilkRoad
can contribute to programmability and this is illustrated by the solutions to Salishan
problems [55].
The rest of this chapter is organized as follows: Section 4.1 introduces the features
of SilkRoad. Section 4.2 introduces the programming in SilkRoad, including using
lock and barrier mechanisms for global shared variables. In Section 4.3 we show that
the added facilities are used in Salishan programs and in the end, Section 4.4 gives a
summary for this chapter.
4.1 The Features of SilkRoad
SilkRoad inherits most of the features of Cilk. Its runtime system also keeps Cilk’s work
stealing policy for load balancing. However, SilkRoad does not use a backing store as
the home of the pages in shared memory. Instead, the idea of 2;45, is introduced to
maintain the memory consistency between the distributed nodes of a cluster, and a user
level shared memory is provided.
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4.1.1 Removing Backing Store
Without the backing store, in SilkRoad, the modifications of the local cached pages
are not reconciled with their homes. They are propagated to the next node that needs
the fresh contents, possibly after performing work stealing and thread migration. It is
similar to the situations in 2;45, , where the propagation of diffs is delayed until the
next remote lock requisition comes. The difference is that in SilkRoad, the transfer of
the modifications of the system information is triggered by thread stealings and thread
returns, not lock acquisitions and releases (in SilkRoad only the modifications of the
user-defined shared data are transferred based on lock or barrier operations).
In SilkRoad, when parent thread and its child threads (assuming that they are ini-
tially running at the same node) are separated and running on different nodes because
of thread stealing, a child thread will keep its changes of the memory pages locally until
thread returning (see Figure 4.1).
Since the memory consistency operations are triggered by thread stealings and re-
turns, we call it stealing-based coherence (SBC). When stealing happens, the corre-
sponding nodes do not “reconcile” its modification to backing store. Instead, they keep
them locally. Similarly, when a thread needs a memory page, it “fetches” from the node
which is the last modifier. One sequence of removing the backing store is that there is
less communication data between the nodes in the cluster. More details of implementa-
tion will be provided in Chapter 5.
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n0 n1 n0 n1 n0 n1
n1 n0 n1
(A) Cilk (with backing store)
(B) SilkRoad (without backing store)
n0
(1): Parent and child thread are on n0 and n1 sends steal request to n0
(2): The modifications of the memory pages on n0 are saved
(3): The parent thread migrated from n0 to n1
(4): The child thread on n0 is finished and save modifications before return
(5): The threads on node n1 need the related pages and fetch them from n0 
parent and
child
Figure 4.1: A simple illustration of memory consistency in Cilk (figure A) and SilkRoad
(figure B) between two nodes (n0 and n1).
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Programming Environment
and paradigms




Figure 4.2: The shared memory in SilkRoad consists of user level shared memory and
runtime level shared memory.
4.1.2 User Level Shared Memory
As it is mentioned before, SilkRoad provides a shared virtual memory in the cluster
scale. Programmers can use shared variables in their parallel applications without con-
sideration of the physical location of the data. Figure 4.2 illustrates the shared memories
in SilkRoad.
Unlike in sequential programming, programmers are responsible for dealing with
the mutual exclusion issues themselves. This can be done by using SilkRoad’s SR lock()
and SR unlock() pairs. To perform the global synchronization, SR barrier() function
should be called.
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4.2 Programming in SilkRoad
The applications executable on SilkRoad are a super-set of those on Cilk. Besides the
Divide-and-Conquer programs originally supported by Cilk, some applications in other
paradigms with shared variables and global synchronizations also can run on SilkRoad.
4.2.1 Divide-and-Conquer
Programming by using Divide-and-Conquer with recursions in SilkRoad is same as that
in Cilk [44].
4.2.2 Locks
In Cilk SMP versions, there are also mutual exclusion provided, which means pro-
grammers can use shared variables via ,BDCE C-GFHE and ,BDCE ﬀIJC-GFKE function calls. This
feature is directly available on physically shared memory machines instead of clusters.
Like many DSM-based cluster computing systems, SilkRoad provides the lock mech-
anism for global mutual exclusion. Although both SilkRoad’s lock and Cilk’s lock pro-
vide a mechanism to enable users to use shared variables, Cilk’s lock is implemented
by using OS level locks of SMP machines, while SilkRoad’s lock is implemented with
cluster wide shared virtual memory. The general format of using locks in SilkRoad is:
SR_lock(i);
...... // accessing and operating on the shared variable
SR_unlock(i);
where B is the lock number (identification of the lock).
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Figure 4.3 demonstrates a typical SilkRoad example program using shared vari-
ables. In SilkRoad programs, the memory of the shared variables must be allocated by
using dynamic memory allocation (i.e. :;4 L7&CC-MF NPOQ7R   69ìkñ ) and be accessed by using
pointers.
4.2.3 Barriers
Besides the synchronization between parent thread and child threads ( which is inherited
from Cilk), global synchronization is also supported in SilkRoad. In order to do global
synchronization between all of the threads (this may be required by some programming
paradigms such as SPMD), barriers must be used. The general usage of barriers is:
...... // doing parallel computing work
SR_barrier(i);
...... // doing parallel computing work
where B is the barrier number (the identification of the barrier).
Figure 4.4 demonstrates a typical use of SilkRoad’s barrier mechanism.
In SilkRoad, barriers are mainly used for SPMD programs instead of Divide and
Conquer with recursions. When programming using SilkRoad barriers, the program-
mer should be aware of which particular barriers the threads will stop and wait at. In
SPMD, the number of threads are usually set equal to the number of the processors in
the system and this is the assumption for both programmers and the runtime system. So
programmers spawn as many threads as the number of processors, and at the barriers
the runtime system is aware of this1. For example, Figure 4.4 shows a SPMD style pro-
1In chapter 5, the readers will find that in implementation of barrier, the barrier manager will count
the number of barrier requests and compare it with the total number of processors. If they are equal, then
Chapter 4. SilkRoad 63
#include <cilk.h>
#include <cilk-lib.h>
int *n = NULL;
cilk void foo0(){
      SR_lock(1);
      // operations on shared variable n
      SR_unlock(1);
}
cilk int main (void)
{
      n = (int *)SR_malloc_shared(sizeof(int));
      *n = 0;
      spawn foo0();
      spawn foo0();
      sync;
}
Figure 4.3: Demonstration of the usage of SilkRoad lock





    // ... computation;
    SR_barrier(0);
    // ... computation; 
}
cilk int main (void)
{
    //...
    for (int i = 0; i < Cilk_active_size; ++i)
    {
        spawn foo0();
    }
    sync;
    //...
}
Figure 4.4: Demonstration of the usage of SilkRoad barrier
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gram. The ,BDCE 7=F.STBû   NUBDV   is a constant which means the size of the system and it is
detected by runtime system. Both the programmer and the runtime system know there
are ,BWCE 7&F.STBû   NXBWV   threads potentially waiting at the global barrier numbered 0, since
there are ,BDCE 7&F#STBkû   NUBWV   processors in total and the user spawned ,BDCE 7&F#STBkû   NUBDV  
threads.
4.3 SilkRoad Solutions to Salishan Problems
This section explores the programmability of Cilk/SilkRoad at the parallel programming
language level. The discussion is based on Cilk/SilkRoad’s solutions to the Salishan
Problems [55].
The Salishan Problems are a set of four problems proposed at the 1988 Salishan
High-Speed Computing Conferences. It was proposed as a standard to compare parallel
programming languages. Invited speakers presented solutions to the problems in eight
different parallel programming languages (Ada, Occam, Haskel, Id, Sisal, ,ZY , PCN,
and Scheme). Those solutions were edited and published by Feo in [55]. Some other
parallel programming languages (such as CC++ [130]) also used Salishan Problems to
demonstrate the programmability.
There are several parallel constructs in Cilk/SilkRoad (SilkRoad inherits these fea-
tures from Cilk), and in solving Salishan problems, the following language features are
used:
ö cilk: To specify a function/procedure which will be executed as a thread.
it means all the threads have arrived the barrier and the computation can continue
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ö spawn: The spawn keyword is used to create a child thread. After creating child
threads, the parent thread and child threads may be executed in parallel. The
procedure of spawning a thread in Cilk/SilkRoad is similar to function call in C
language, except that the spawned threads can be stolen by other processors.
ö sync: The sync keyword is used to synchronize parent thread and its child threads,
which means the parent thread can not continue unless all its child threads have
finished. This is to show the dependencies between threads.
ö return: The return of a thread can be done explicitly or implicitly. It shows that a
thread is over and its partial results are to be returned to its parent thread.
In the following sections, Section 4.3.1 describes the Hamming’s problem and dis-
cusses the Cilk/SilkRoad’s solution; Section 4.3.2 describes the Paraffins Problem and
Cilk/SilkRoad’s solution; Section 4.3.3 describes the Doctor’s Office Problem and then
gives the Cilk/SilkRoad’s solution; Then Section 4.3.4 describes the Skyline Matrix
Solver and shows the Cilk/SilkRoad’s solution.
4.3.1 Hamming’s Problem (extended)
Problem Description
The Hamming’s Problem (extended) is described as follows:
Given a set of primes 7Àî.[
î.FàîU\]\^\ of unknown size and an integer I , output in increas-
ing order and without duplicates all integers of the form 7`_"ab[TcabF#dM\^\]\(eÊêfI . Observe
that if R is in the output stream, then, 7ga
Ràî.[a
RîhF?abRàîU\^\]\ieÊêjI are also in the output
stream.
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The problem tests a language’s ability to express recursive stream computations and
producer/consumer parallelism, and to support dynamic task creation.
Solution
This problem can easily be expressed in Cilk/SilkRoad program by using Divide-and-
Conquer with recursions. The prime numbers are stored in an array and one prime is
fetched in each recursion, as illustrated in Figure 4.5.
The program starts from the first prime in the prime array by creating a thread with
the index value * . During the recursion, all possible exponents in a recursion level are
explored and then the next level is explored if the condition (the current integer is less
than I ) is satisfied. The prime array is also passed as a parameter to the thread of next
recursion level. The maximum depth of the recursion is determined by the number of
primes. The parallelism is explored with the recursion and the threads exhaust possible
solutions on different processors in parallel. The satisfying integers are stored in a
global shared array (by invoking NX7û   R   NU"CkS ìkñ function) and accessing this array needs
the acquisition of a lock. Finally the integers in the array will be sorted and printed out
after the search has been finished.
4.3.2 Paraffins Problems
Problem Description
The problem is described as follows:
Given an integer n, output the chemical structure of all paraffin molecules for B;eÊê
I , without repetitions and in order of increasing size. The results should include all
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cilk void Hamming(int prime_index, int curr_int, int n, int *primes_arr)
{
int next_prime;
if (prime_index == NUM_OF_PRIMES)
return;
next_prime = primes_arr[prime_index];
           /* try each possible exponent for next prime number */
          while (curr_int <= n)
{
if(prime_index+1 < NUM_OF_PRIMES)
spawn  Hamming(prime_index+1, curr_int, n, primes_arr);








Figure 4.5: The solution to Hamming’s problem.
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isomers, but no duplicates. The chemical formula for paraffin molecules is lmknZoDmqpro .
You may choose any representation for the molecules, so long as it clearly distinguishes
among isomers. The problem addresses the representation of recursive tree structures,
the creations and manipulation of those structures and nested loop parallelism.
Solution
Our solution to this problem is based on the relationship between paraffin molecules and
radical molecules (molecules with chemical formula lbmknZoDmqp"s ), as analyzed in [130].
We generate lists of radicals of size t to uJv9w , and generate lists of paraffins of size x to
u from those radicals. The generation of radicals and paraffins of all sizes can be done
in parallel. Since there is no “parallel loop” mechanism in Cilk/SilkRoad, we create as
many threads as the number of processors and each thread executes a portion of the work
in the loop. The overall program uses an SPMD paradigm and the threads may need to
synchronize during the procedure of generating radicals and paraffins. Figure 4.6 and
Figure 4.7 illustrate partial code of the idea of generation of paraffins.
In Figure 4.6, the data structure of radicals and the code of the top level of the
program are shown. The uzyﬀ{|#}U~ M T~W is the maximum value of  in the formula
lmkn!oDmpro . At the top level, each iteration generates a result with the corresponding  . In
Figure 4.7, the }Uuz}U~9Ł} ﬀ~=J%Wu(& thread generates the radicals of various sizes and
then generates the paraffins. Since generating paraffins is based on generating radicals,
there is a barrier between these two steps for global synchronization.
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typedef struct radical_data{
  unsigned char data[2];
} radical_data;
typedef struct radical {




  int length;
  radical* element;
} radical_array;
typedef struct radical_array_array{
  int length;
  radical_array* element;
} radical_array_array;
cilk int  cilk_main(int argc, char *argv[])
{
   ...
   for(i=1;i<=number_of_trials;i++)
   {
       /* spawn threads to generate the paraffins */
       for(j = 0; j < Cilk_active_size; ++j)
         spawn generate_paraffins(&r,&p,maximum_paraffin_size);
      sync;
      ...
      clean(&r,&p); /* clean the results */
   }
   ...
}
Figure 4.6: The data structures and top level code of the solution to Paraffins problem.




 const int largest_size)
{






   /* initializing the range */
  radical_start = Self * radicals->length / Cilk_active_size;
  radical_end = (Self+1) * radicals->length / Cilk_active_size;
  paraffin_start = Self * paraffins->length / Cilk_active_size;
  paraffin_end = (Self+1) * paraffins->length / Cilk_active_size;
  for(i=radical_start; i<=radical_end-1;i++)
  {
      generate_radicals_of_size(&(radicals->element)[i],i,radicals);
  }
  SR_barrier(0) ;
  for(j=paraffin_start; j<=paraffin_end;j++)
  {
      generate_paraffins_of_size(&(paraffins->element)[j],j,radicals);
  }
}
Figure 4.7: Code of the thread generating the radicals and paraffins.
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4.3.3 The Doctor’s Office
Problem Description
The Doctor’s Office Problem is described as follows:
Given a set of patients, a set of doctors, and a receptionist, model the following in-
teractions: initially, all patients are well, and all doctors are in FIFO queue awaiting sick
patients. At random times, patients become sick and enter a FIFO queue for treatment
by one of the doctors. The receptionist handles the two queues, assigning patients to
doctors in a first-in-first-out manner. Once a doctor and patient are paired, the doctor di-
agnoses the illness and cures the patient in a random amount of time. The patient is then
released, and the doctor re-joins the doctor queue to await another patient. The output
of the problem is intentionally unspecified. The problem tests the language’s ability to
program a set of concurrent, asynchronous processes with circular dependencies.
Solution
This problem is actually not a sequential computation being parallelized. It is a simula-
tion of synchronous entities and some parallel constructs are used during the simulation.
In this problem, the patients and doctors are defined by arrays of structures and in each
structure the status of the patients or doctors is defined, as illustrated by Figure 4.8. The
patients array, doctors array, patients queue, and doctors queue are stored in a global
shared structure and accessing the data must be exclusive. This can be accomplished
by using locks. Figure 4.8 also shows the top level of the program, where a number
of threads are spawned to simulate the patients and doctors. The code of patient thread
and doctor thread are illustrated in Figure 4.9.
























} *sharing = NULL;
cilk int cilk_main(int argc, char *argv[])
{
...
for(i = 0; i < NUM_OF_PATIENTS ; i++)
    spawn patient(i);
for(i = 0; i < NUM_OF_DOCTORS ; i++)




Figure 4.8: Definitions of the data structures and top level code of the solutions to
Doctor’s Office problem.
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Figure 4.9: Patient thread and Doctor thread in the solution to Doctor’s Office.
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For each patient thread, it basically executes an infinite loop in which the status
of the corresponding element in the 9TD}Uu% array is changed accordingly. When a
patient becomes sick (after being fine for a random period of time), he joins the patient
queue and keeps on checking the doctor queue to find an available doctor. When a
doctor is available, both the waiting patient and the doctor quit from their waiting queue
and begin the curing procedure (cure time is generated randomly). Each doctor, when
he is free, joins the G.ŁG~M and keeps on checking the 9TD}Uu%Ł until he finds one
patient and then starts with the curing procedure with the status of busy. After the
doctor has finished the curing procedure, his status is changed to be “free” and he joins
the waiting queue again.
4.3.4 Skyline Matrix Solver
Problem Description
The Skyline Matrix Solver Problems is described as follows:
Solve the system of linear equations b | without pivoting where A is an u¢¡£u
skyline matrix. A skyline matrix has nonzero values in row  in column ¤ through  ,
x¥¦¤§¥¨ , and nonzero values in column ¤ through © , x¥f¤¥ª© . Figure 4.10 shows
an example of skyline matrix with the given row and column arrays.
The problem tests the ability to define array structures that include nonessential
elements (i.e. the zeros), and given those structures, efficiency of parallel and iterative
array computations.
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1       0        0       1         0      0       0
0       1        0       1         0      1       0«
0       1        1       1         1       1       0«
0       0        0       1         1       1       0«
0       1        1       1        1       1       0«
0       0        0       1        1       1       0«
0       0        0       0        0       0       1«
row = {0,1,1,3,1,3,6}
column = {0.1,2,0,2,1,6}
Figure 4.10: An example of sky matrix.
Solution
Our solution makes use of the ¬­ example in Cilk, which performs an LU decomposi-
tion of an u¡®u matrix without pivoting [32]. A Divide-and-Conquer algorithm is used
for the problem and the matrix  and its factors ¬ and ­ are divided into four parts such




















According to Cilk [32], the ¬ and ­ are computed as follows: It recursively factors

´µ´ into ¬;´µ´g½J­i´µ´ . Then ­¼´·s is calculated in the formula 5´·s¾ ¬<´µ´g½z­i´·s , while
simultaneously ¬'s´ is solved in gs´°¬s´J½.­i´µ´ . Finally, it recursively factors the Schur
complement gsµs;¯¬s´½M­i´·s into ¬$sµs¼½­3sµs .
Because Cilk/SilkRoad is based on ANSI C, the skyline matrix can be store in two
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“ragged” arrays: one is for the rows of the lower triangle, the other is for the upper
triangle. The whole computation consists of three steps: ¬­ decomposition, forward
substitution, and backward substitution. Each step can be divided and parallelized by
Divide-and-Conquer with loop ranges adjusted to avoid accessing matrix elements out-
side of the skyline.
Figure 4.11 shows the partial code of the ¬­ decomposition. The forward substitu-
tion and backward substitution steps can also be implemented similarly.
4.4 Summary
SilkRoad provides user level shared memory besides the inherited Cilk features. Pro-
grammers are able to define global shared variables like in sequential programs, but
they have to control the access to the shared variables to make sure the logic is correct.
Mutual exclusion can be ensured by using lock mechanism and global synchronization
can be done with barriers. The above features enable SilkRoad to support the appli-
cations using shared variables and programed with the paradigms other than Divide-
and-Conquer (such as SPMD, Master/Slave). These are achieved by using a underlying
memory consistency model extended from ¬;l of Cilk, namely ¿5l À&9 model.
In this chapter Salishan problems are also used to examine the programmability of
Cilk/ SilkRoad as a parallel programming language. Cilk is good at expressing recursive
parallelism and dynamically spawning threads, so it is easy for Cilk/SilkRoad to solve
Hamming’s problem with Divide-and-Conquer paradigm with recursions. SilkRoad’s
extension on user level global shared memory makes it possible to replace parallel loops
by spawning threads and enabling them to synchronize via global barriers in Paraffin’s
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/* a skyline matrix is represented by two "ragged" arrays: MrÁ
and Mc. Mr is for the rows of  the lower triangle, Mc is for
the columns of the upper triangle */
cilk void lu(Matrix Mc, Matrix Mr, int num_of_block)
{





/* divide the matrix into 4 pieces */Â
nb = num_of_block/2;
Mc00 = &MATRIX(Mc, 0, 0);
Mr00 = &MATRIX(Mr, 0, 0);
Mc01 = &MATRIX(Mc, 0, nb);
Mr01 = &MATRIX(Mr, 0, nb);
Mc10 = &MATRIX(Mc, nb, 0);
Mr10 = &MATRIX(Mr, nb, 0);
Mc11 = &MATRIX(Mc, nb, nb);
Mr11 = &MATRIX(Mr, nb, nb);
/* decompose upper left piece */Â
spawn  lu(Mc00, Mr00 nb);
sync ;
/* solve for upper right and lower left piece */Â
spawn  lower_slove(Mc01, Mr01, Mc00, Mr00, nb);
spawn  upper_slove(Mc10, Mr10, Mc00, Mr00, nb);
sync ;
/* ... */Â
/* decompose lower right piece */Â




Figure 4.11: The solution to Skyline Matrix Solver problem.
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problem with a SPMD style. It also enables users to program asynchronous entities in
Doctor’s Office problem by allowing them to communicate via mutual exclusion. Since
Cilk is based on ANSI C language, it can make use of l ’s “ragged” arrays and pointers




In previous chapters, the idea of supporting multiple paradigms by extending the mem-
ory consistency model was discussed theoretically, and then we mainly introduced the
added features of SilkRoad, which is developed for supporting multiple paradigms. In
this chapter, the core part of SilkRoad, i.e. the underlying ¿5l À&9 consistency model is
discussed, including its formal definition and properties, its design and implementation,
and its theoretical performance issues.
The work in this chapter consists of two parts. First, a concept of stealing based
coherence is proposed to implement a logical backing store. Second, the dag of compu-
tation in Cilk is extended and the concept of ¿5l À&9 consistency is proposed. Mean-
while, the stealing based coherence concept is also extended to implement the ¿5l À&9
consistency.
The Location Consistency ( ¬;l ) in Cilk is maintained by the BACKER algorithm
(using the backing store) collaborating with work-stealing scheduler. Under this situa-
tion, if the number of threads is potentially huge and there is frequent migration, then
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there could be considerable network communication. In a cluster environment, observ-
ing that the coherence of the data pages can also be maintained logically without the
backing store, the dirty cached pages need not to be reconciled back to the home node
in order to reduce network traffic. In this case, the memory coherence algorithm is
tightly coupled with the stealing and return operations.
For Divide-and-Conquer paradigm, there is no need to provide user level shared
memory because of its intrinsic nature. However, in cluster computing, shared virtual
memory is widely used because it provides a simple and general programming model
for programmers. With a user level shared virtual memory, programmers do not need
to care about communication issues among processors and they can just assume that
there is a shared memory in the distributed environment, like they do programming
in physically shared memory systems. Therefore, in order to support more paradigms
and run a wider range of applications, providing user level shared virtual memory is a
practical approach.
Providing the user level shared memory implies that the execution dag of the compu-
tation will be extended with the shared memory operations. Usually some synchroniza-
tion mechanisms are required to perform the operations on the shared virtual memory.
In our work, we mainly consider lock and barrier mechanisms for mutual exclusion
and synchronization respectively. A lock (release, acquire) pair can be modeled as a
synchronization edge and a global barrier can be modeled as a node with some edges
connecting to it in the dag.
Along with the extended dag, the corresponding memory consistency model is also
changed, which results in the ¿5l À&9 consistency. ¿5l À&9 consistency is devel-
oped based on the ¬3l consistency under the computation-centric theory. We show
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that ¿5l À&9 consistency is a more stringent memory consistency model than the ¬;l
consistency, but it is weaker than Sequential Consistency ( Ã;l ). The relationship be-
tween ¬;l , ¿5l À&9 , Ã;l , and the shared memory Ä can be described by an interaction
function. The interaction function defines the way the memory Ä behaves for the read
and write operations. We show that if there exist two nodes in the dag operate on the
same memory location and the data is shared via the ways of local synchronization be-
tween parent thread and child thread, the memory is ¬;l consistent; if the data is shared
via mutual exclusion or global synchronization besides local synchronization, then the
memory is ¿5l À&9 consistent; if all of the memory locations are protected by mutual
exclusion, the memory is actually sequential consistent. Moreover, we show that by
extending ¬;l to ¿5l À&9 , more paradigms and wider computation are supported.
Meanwhile, an Extended Stealing Based Coherence (ESBC) algorithm is used to
implement the ¿5l À&9 consistency model. The extension of the algorithm is based on
the extended dag and the semantics of the lock and barrier operations on shared memory.
We prove that the ESBC function is actually an observer function which defines the
semantics of the behaviors of the ¿5l À&9 memory consistency model.
In implementing ¿5l À& consistency in SilkRoad with SBC/ESBC algorithm, the
semantics of ¬;¿5l are introduced in order to implement the backing store logically and
provide global locks and barriers at the programming level. Here the semantics of ¬;¿5l
means the “lazy” style of not propagating the modifications until they are required.
Eager diff creation and lazy diff propagation mechanisms are used and the lazy write
notice propagation mechanism is proposed specially for the work stealing and thread
migration environment. In lazy write notice propagation, when a thread finishes execu-
tion and returns to its parent thread, it postpones sending out the write notice of the dirty
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pages until it finally finds out the location of its parent thread, because its parent thread
may be stolen and migrating. This helps reduce network communication messages and
data.
We also try to theoretically analyze the performance of the SilkRoad system which
is built on ¿5l À& consistent memory model. The analysis is based on Cilk’s original
performance model, plus the consideration of synchronization overhead (lock acquisi-
tion and waiting).
The remainder of this chapter is organized as follows. Section 5.1 discusses the
Stealing Based Coherence which is proposed to reduce the network traffic. Section 5.2
introduces the extension of the dag with lock and barrier mechanisms. Section 5.3 de-
fines the ¿5l À&9 consistent memory on the basis of the extended dag. Section 5.4 pro-
poses the Extended Stealing Based Coherence algorithm for implementing the ¿5l À&9
consistency. The implementation of locks and barriers are introduced in Section 5.5.
Section 5.6 theoretically discusses some performance issues. Finally, Section 5.8 gives
a summary of this chapter.
5.1 Stealing Based Coherence
The backing store of Cilk is actually a set of “homes” of all locally cached pages on each
node, and it is physically distributed on all of the nodes in the cluster. In each “recon-
cile” operation, modifications of the dirty pages are propagated to the corresponding
“home” node and in each “fetch” operation, the whole requested page is transferred
from the “home” node to the requesting node. In this situation, with large number of
threads and frequent thread stealings and returns, the overhead of resulted network traf-
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fic must be considerable.
One of our attempts to improve Cilk is to implement the backing store logically,
aiming at reducing the reconciling messages (hence the total number of messages) and
transferred data in computation 1. This is meaningful especially when the network is
slow or there are more than one application sharing the network.
5.1.1 SBC Coherence Algorithm
With the work-stealing scheduler, the coherence operations happen with thread migra-
tion (stealing and return). This is different from the case in ¬3¿5l in which the shared
data are mainly transferred via the lock release and acquire chains. Therefore, a stealing
based coherence (SBC) algorithm is proposed for our situation.
The SBC still uses the basic operations in Cilk: fetch, reconcile, and flush (please
refer to chapter 2 for how these operations work). The difference is that in SBC a
fetch operation copies the diffs from the node who did the modification, not from the
backing store; a reconcile operation just saves the diffs locally and propagates them
when required, instead of copying them from local cache to backing store.
When describe how the SBC algorithm works, we try to show that the SBC can also
keep the data coherence as BACKER algorithm can. There are two situations need to
be considered:
1. thread i and thread j have data dependency (suppose ÆÅÇ© ) and both of them
are located in the same cluster node. In BACKER algorithm, when  finishes, it
performs a reconcile operation to put its modified data to the backing store and
1The contents of this chapter are partially published in [107, 106].
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© performs a fetch operation to get the needed data from the backing store when
necessary. In SBC,  also does the reconcilation, but keeps the data locally. So
when © needs the data, it is already in the local memory of the node. So SBC is
equivalent to BACKER in this case.
2. thread i and thread j have data dependency (suppose 	Å°© ) but they are located
in different cluster nodes because of thread stealing. In BACKER algorithm, the
node executing  reconciles its data to the backing store (in implementation, it is
logically mapped into a particular node, say node  ) when  finishes and before ©
begins. And © performs a fetch operation to get the data from the backing store
(i.e. node  ) when necessary. SBC algorithm operates as follows. The node
running  (say, node È ) also performs reconcile operation, but the modified data
are not send to the backing store. Instead, they are kept locally on È node. When
© needs the data which was modified by  , the node executing © performs a fetch
operation to get the data from the node È . In this case, the node È in SBC takes
the role of the node  in BACKER in the above description. That is to say, the
coherence of the different copies of data pages can also be maintained logically
by the nodes that modify them.
Since there may be multiple copies of data, in implementation, steal level is used
to identify the “time stamp” of a page. It is defined as the number of successful thread
stealings of each node. To keep the consistency of different versions of data, each node
has an independent steal level of its own (initiated to be 0) and keeps a record of the
latest steal level of the other nodes (initiated to be -1) when it gets diffs from any other
nodes (see Figure 5.1). In Figure 5.1, each node (P0, P1, P2) keeps an one dementional








[0,1,-1]  [0,1,-1] 
[0,1,1] 
Note: dotted arrow: steal request 
arrow: successful steal reply 
Figure 5.1: The steal level in the implementation of ¿5l À=9 .
array of steal levels of all nodes, and they are updated in successful stealing. Dotted
arrows are stealing requests and arrows are grants for stealing. When a node fetches
diffs of a page from other nodes, it updates (1)its own steal level, (2) the records of the
latest steal levels of the other nodes are updated accordingly. Those records shows how
up-to-date the copy of the page is on this node and will be used to filter the obsolete
diffs in deciding which diffs should be fetched when it needs diffs later. For example,
in a three node cluster, if node 2 has the steal level record of [2,3,5] of a pagge, it means
that it has the level 2 copy of the page on node 0, level 3 copy of the page on node 1,
and level 5 copy of the page on node 2. So later if node 2 performs fetch operation to
get the data of the page from node 1 and suppose the steal level of the page on node 1 is
5, node 1 should pass node 2 the diffs of the pages ranging from 3 to 5 (not including 3,
because node 2 has the level 3 copy already). And after this propagation, the steal level
record of this page on node 2 should be update to [2,5,5].
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5.1.2 Eager Diff Creation and Lazy Diff Propagation
In SilkRoad, the diffs of the “dirty” pages are created “eagerly” when a thread is stolen
or when a child thread returns. In stealing, the victim node saves and keeps the diffs and
then sends the stealing reply. In returning, the child thread saves and keeps the diffs of
the locally modified pages and then sends write notices to its direct parent thread. When
diff request comes, the node will check the steal level of both requester and itself in
order to decide which diffs to propagate. Here lazy diff creation may not be appropriate
because if threads do not save diffs when returning, the modifications may be lost when
the node steals another thread to execute later, in which case its local memory will be
refreshed.
5.1.3 Lazy Write Notice Propagation
In the stealing based coherence, we propose lazy write notice propogation, i.e. the
propagation of the write notices is delayed until needed. This means when a child
thread returns to its parent, it does not send write notices to its parent immediately,
because the node where its parent stays may be changing because of thread migration,
and in that case its returning request will be forwarded to another node where its parent
may be located. To reduce the transferred data size, the write notices will not be sent out
until the child finally finds its parent. Figure 5.2 illustrates the procedure of lazy write
notice propagation. In Figure 5.2, write notices will not be sent out until the current
location of the parent thread is finally found on P3 node (i.e. the thread return message
is forwarded to the parent thread).










































Figure 5.2: Demonstration of lazy write notice propagation.
5.2 Extending the DAG
Our motivation to support more computation by extending the dag of computation can
be realized by enclosing mutual exclusion and global synchronization. With these ex-
tensions, the computation is not fully strict any more and we say it is partially strict
computation (the formal definition is in Chapter 3). The two extensions are introduced
in the following.
5.2.1 Mutual Exclusion Extension
We consider the case of locking for the mutual exclusion. A lock pair (release, acquire)
is modeled as a synchronization edge in the dag. For example, in Figure 5.3, É , Ê , and




Figure 5.3: In the extended dag, threads can synchronize with their siblings.
Ì
are the procedures in parent thread; Í and Î are procedures in child threads. If node
Í releases a lock and later the lock is acquired by node Î , then a mutual edge from Í to
Î is defined. This shows first Í then Î enter the same critical section (for example, they
may use the same shared variable in the program), and if Í performs a write operation
on a memory location and Î performs a read operation on the same memory location,
then the read value at Î depends on the written value at Í . The dotted arrow ÏÍÑÐhÎÒ is a
synchronization edge.
5.2.2 Global Synchronization Extension
At the barrier-like global synchronization point, the partial results of all nodes are ex-
changed and merged. The shared memory is made consistent for all processors. The
global barrier synchronization can be modeled in two ways: (1) Edges only and (2)
Nodes and edges, as demonstrated in Figure 5.4, where figure(a) shows that a global
synchronization is modeled as a set of intercepted edges and figure (b) shows that a
global synchronization is modeled as a synchronization node and the connected edges.
We adopt the second way by modeling barrier as a node and some connected edges,
which produces much less edges but only one more node than the first way does.
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(a) (b)
Figure 5.4: Graph modeling of global synchronizations.
5.3 RC dag Consistent Memory Model
According to computation-centric memory model theory [62] in Cilk, Divide-and-Conquer
paradigm has underlying supporting memory model Ó;Ô for fully strict computation. In
this section, Õ5Ô Ö&9× consistent memory model is proposed in SilkRoad for the partially
strict computation to support wider paradigms on the basis of Ó3Ô .
We first define the extension of a dag. An extension of a dag ØÚÙ ÏÛ	ÐÜ<Ò is a







Ò , if Ø
Ý
is an extension of Ø , and #å
Ý
is the extension of .å to Ø
Ý
, then we
say Ô Ý is an extended computation of Ô .
Now the last writer function can be defined by introducing additional properties for
the extended dag on the basis of the definitions in Cilk’s theory[61].
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and ì%í is the set of synchronization nodes, ðí is the set of synchronization edges, and
ñ òñó
ÏÔ5ÝqÒ be a topological sort of Ô®Ý . Let ô denote the set of memory locations, the




ê£ùMú®û such that for
all þ ò ô and Í ò Û¼è`é&ê§ùMúZû :
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1. If õßö¼ÏþµÐhÍ"Ò<ÙªÎ Ùú then æ.åﬀè`éµÏÎ`Ò<Ù°õ ÏþÒ .
2. õßö¼ÏþµÐhÍ"Ò?öÆÍ .
3. õßö¼ÏþµÐhÍ"Ò?öÆÎ?öÆÍ æ.åﬀè`éDÏÎÒ Ù°õjÏþÒ for all Î ò Û¼è`é .
4. If 		ÙâÏÍÑÐhÎÒ ò ð
í , then rþ ò ôÐ#õßöiÏþµÐhÎÒ<Ù õö¼ÏþµÐhÍ"Ò .
5. If `Í ò ì%í , then õßö¼ÏþµÐ
UÍMÏÍ"Ò·Ò<Ù¯õßö¼ÏþµÐhÍ"Ò .
Properties 1,2, and 3 were already defined in computation-centric theory. Property
4 in the above definition shows that the synchronization edges introduce data dependen-
cies between nodes in the dag. Property 5 shows that the immediate successors of a
synchronization node get the same values as the synchronization node does.
With the definition of the last writer function, now the corresponding memory con-
sistency model can be defined as follows:
Definition 5.3.2 RC dag-consistency is the memory model Õ5Ô Ö=9×ZÙ ùÏÔÐ?Ò÷zþ ñ(ò
ñó
ÏÔ9Ò"ÍßÐ5ÏþµÐhÍ"Ò<Ù°õö¼ÏþµÐhÍ"Ò#û .
Note that with the extension of dag and computation, the formal definition of Õ5Ô Ö&×
consistency is the same as the Ó;Ô except the definition of the last writer function. Ac-
tually, with this definition of Õ5Ô Ö&× , the observations range from Ó;Ô to Sequential
Consistency ( ó Ô ) [90], depending on how stringent the last writer function is in setting
mutual exclusion regions. If all locations in memory are protected by mutual exclu-
sion (say all location accessing need a lock acquisition), then the memory model equals
ó
Ô . If no mutual exclusion is used at all, then it is Ó;Ô . From this point, we can say




more stringent wider computation

more paradigms
Figure 5.5: The ﬀﬂﬁ ﬃ  ! consistency is more stringent than "#ﬁ but weaker than $%ﬁ .
that Õ5Ô Ö&× consistency is stronger than Ó;Ô . The relationship between ó Ô , Ó;Ô , and
Õ5Ô Ö=9× can be demonstrated in Figure 5.5.
Formally, we can use an interaction function to show the different synchronization
features between subcomputations in each memory model and the relationship between
the memory models. Here a subcomputation is the computation that one processor
performs from the time it obtains work to the time it finishes the work or enables a
synchronization task.
First, let us see how the interaction function can be defined for the Location Consis-
tency:
Definition 5.3.3 The interaction function for a computation Ô is &è : ùGÔ('ûøôçüý
ùGÔ'ûø§ô ( ô is the set of all shared memory locations), satisfying the following prop-
erty for all subcomputations Ô)' : zþ ò ô , if æ.åßÏÍÑÐ.þÒ and æ.åßÏÎ%ÐhþÒ , then ÏÍÑÐhÎÒ is not a
synchronization edge in dag (u and v are nodes in dag).
It means if two nodes operate on the same memory location, then the data value of
this location is shared via the ways other than global synchronization between subcom-
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putations. This definition is suitable to describe the situation in Ó;Ô , in that the sub-
computations return the results to a higher level computation and there is no extra syn-
chronization protection needed for the memory locations for the Divide-and-Conquer
paradigm.
The properties in definition of interaction function can be strengthened as follows:
Definition 5.3.4 The interaction function for a computation Ô is &è : ùGÔ('ûøôçüý
ùGÔ'û®øßô , satisfying the following property for all subcomputations Ô*' : rþ ò ô , that if
æ.åßÏÍÑÐ.þÒ and æ#åßÏÎﬀÐ.þÒ , then there is edge ÏÍÑÐhÎÒ for global synchronization.
This means that there are certain memory locations that need to be protected by
global synchronization. The synchronization edge ÏÍßÐ·Î`Ò is an extension of the dag
of Ó3Ô (see Figure 5.3). With this strengthening, some other paradigms are possibly
supported, because it provides global shared variables which are protected by synchro-
nization. The corresponding computation can also be represented by an extended dag
with synchronization edges.
The definition of interaction function can be even further strengthened as follows:
Definition 5.3.5 The interaction function for a computation Ô is &è : ùGÔ('ûøôçüý
ùGÔ'û®øßô , satisfying the following property for all subcomputations Ô*' : zþ ò ô , that if
æ.åßÏÍÑÐ.þÒ and æ#åßÏÎﬀÐ.þÒ , then there is edge ÏÍÑÐhÎÒ for global synchronization.
With this definition, all memory locations need synchronization protection. This is
actually the semantics of the Sequential Consistency ( ó Ô ) [90].
Extending the memory model makes it possible to support wider computation mod-
els. On the other hand, ó Ô has been proven to be too hard to be implemented efficiently
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in the distributed environment, so there must be a compromise between efficiency and
the weakness of memory models. Õ5Ô Ö&9× aims at supporting more applications with-
out becoming too strong to be implemented inexpensively.
Theorem 5.3.6 Õ5Ô Ö&9× memory model is weaker than ó Ô , i.e. ó Ô à1Õ5Ô Ö&9× .
Proof: This theorem follows from the definitions of ó Ô and Õ5Ô Ö&9× . ó Ô requires
that the topological sort be the same for all memory locations, while Õ5Ô Ö&9× allows
different topological sorts for different memory locations.  ÏÔÐ#õ¾özÒ ò ó Ô , according
to definition of Õ5Ô Ö&9× ,  ñzòßñ	ó ÏÔgÒ such that "ÍÑÐ#õö¼ÏþµÐhÍ"Ò<Ù+5ÏþµÐhÍ"Ò . So ÏÔÐ#õö"Ò ò
Õ5Ô Ö=9× . The theorem follows. ,
We say Õ5Ô Ö&9× consistency model is an extension of Ó3Ô , because Õ5Ô Ö=9× ’s com-
putation Ô.-`è /1012 is an extension of Ó;Ô ’s computation Ô , and )-è /1032 defines more
properties than 4è . That is to say, the computation running on Ó;Ô can also run on
Õ5Ô Ö=9× . However, the reverse is not always true. So we say Õ5Ô Ö=9× is more stringent
than Ó3Ô .
We define a new relation “ 5 ” for the extended dag, and this relation will be used to
prove some properties of the Õ5Ô Ö&9× consistent memory model.
Definition 5.3.7 For ØJíZÙ ÏÛ	Ð·Ü Ò of a computation Ô , an observation ÏÔÐ6  Ò induces
a relation 5 on Ô ’s dag graph’s nodes, as follows:
1. If Í7 Î , then Í5 Î ,
2. If Í85 Î and Î95 : , then Í;5<: .
3. If Í reads location þ , then .=rÏþµÐhÍ"Ò>5 Í .
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The following is the description of the acyclicity of the Õ5Ô Ö&9× consistency.
Definition 5.3.8 We say an observation ÏÔ.  Ð$í=Ò is Õ5Ô Ö&9× consistent if
1. ?í®Ù°õö .
2. For any Í that reads þ , Í? 5 õ£ö¼ÏþµÐhÍ"Ò .
Theorem 5.3.9 (Acyclicity Theorem) Given an observation ÏÔ@==Ð#õözÒ , ÏÔÐ#õözÒ is
Õ5Ô Ö=9× consistent iff 5 is acyclic.
Proof: ÏA Ò Suppose 5 is acyclic, we prove by contradiction that the properties of
Õ5Ô Ö=9× consistency are true. Property B is true obviously. Assume property C is false,
i.e. there is node É reads D such that É(5 õ£ö¼ÏEDÑÐhÉµÒ . Let õßö¼ÏEDÑÐhÉµÒ'ÙªÊ , we have ÉF5 Ê .
However, according to the definition 5.3.7, õ§ö¼ÏEDÑÐhÉµÒﬂ5 É , i.e. Ê85 É . There is a cycle
with É and Ê .
Ï Ò Assume ÏÔ.Ð.õ¦Ò is Õ5Ô Ö&9× consistent, we prove 5 is acyclic by contradic-
tion. Assume there is a cycle. If Ê reads from É , õ£ö ÏGDÑÐµÊ=Ò<Ù¯É . On the other hand, Ê95 É
because they are in cycle, thus Ê?5 õö¼ÏEDÑÐµÊ=Ò convicting the property C of definition
5.3.8. ,
5.4 The Extended Stealing Based Coherence Algorithm
To implement the Õ5Ô Ö&9× in SilkRoad, we further define an extended stealing based
coherence function as follows:
Definition 5.4.1 An Extended Stealing Based Coherence (ESBC) function is í ÷`ô ø
Û¢ê§ùMú®ûüý Û¢ê§ùMúZû such
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1. ?í%ÏþTÐ·ÍzÒ<ÙªÍ if ÍH Ùú and Í writes on location þ ;
2. If ?í%ÏþµÐhÎÒ<Ù¯ÍH Ùú then Í writes on þ and:
(a) Î reads the value of þ written by Í through thread stealing/return;
(b) Î reads the value of þ written by Í through mutual exclusion; or
(c) Î reads the value of þ written by Í and there is a global synchronization node
:
ò
ì%í such that Í7I:J1Î .
3. Í? K$í%ÏþµÐhÍ"Ò .





Lemma 5.4.2 ?í is an observer function.
Proof: We compare the above definition of ?í with the definition of observer func-
tion in Chapter 2. The above property 1 is actually the property 3 of definition 2.4.2.
The above property 3 is the same as the property 2 in definition 2.4.2. The above
property 2 is the same as the property 1 of definition 2.4.2 and it explains the three pos-
sibilities of the value written by Í on local þ being seen by Î : via thread stealing/return,
via lock acquisition, or via barrier. So we see that bí satisfies the properties of an
observer function. ,
Lemma 5.4.3 Given ÏÔÐ?í&Ò where $í is an ESBC function, ØÑíZÙâÏÛêì%íQÐ·ÜZêðbí=Ò is
the dag of Ô and a write node Í ò Û which writes on location þ . For any node Î ò Û
accessing location þ , if Í5 Î , then 
í"ÏþµÐhÍ"Ò writes on þ in the cache before Î writes on
þ .
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Proof: Two cases of ÏÍÑÐhÎÒ are considered:
1. If ÏÍÑÐhÎÒ
ò
Ü , i.e. Í Î , if there is thread stealing/return between Í and Î , accord-
ing to property 2 of ESBC, ?í"ÏþµÐhÍ"Ò will be propagated to Î if Î accesses location
þ , so it must happen before Î writes on þ . If there is no thread stealing/return be-
tween Í and Î , then Í and Î are on the same processor, the order of their writing
on þ is according to the topological order, so í"ÏþµÐhÍ"Ò writes before Î writes.
2. If ÏÍÑÐhÎÒ
ò
ðbí , then there must be a ÏGLMXþGXN
O9Ð.PRQGÍﬀÉLPÒ pair between Í and Î .
According to property 3 of ESBC, $í"ÏþµÐhÍ"Ò will be propagated to Î before Î writes
on location þ . ,
Theorem 5.4.4 The Extended Stealing Based Coherence is Õ5Ô Ö&× consistent, i.e. if
S$í , $í is an ESBC observer function, then we have ÏÔÐbí=Ò ò Õ5Ô Ö=9× .
Proof: By contradiction. If the Extended Stealing Based Coherence algorithm is not
Õ5Ô Ö=9× consistent, then there is an observation ÏÔÐ
í=Ò such that 5UTV= W XPZY is cyclic.
Suppose Í[\5 Í^]_5 Í^`_5 aOaOab5 Ídce5 Í[ is a circle and Í[ is a write node. By
Lemma 5.4.3, Í%[ writes on Í ’s local cache before itself does. So we get a contradiction.
,
In the following the implementation of the Õ5Ô Ö&9× memory model in the SilkRoad
system is described.
5.5 Implementation of fhg i)j.k
We borrow the semantics of Lazy Release Consistency ( Ó;Õ5Ô ) in TreadMarks [84, 85]
in implementation with the extended stealing based coherence algorithm. In work steal-
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ing, as discussed in Section 5.1, the victim node propagates its modifications on its local
cache pages to the stealer only when the stealer requests for it. In lock acquisition, the
last lock requester does not propagate its modifications in the critical section until the
next requester needs them. This section introduces the implementation details of lock
and barrier in SilkRoad.
5.5.1 Mutual Exclusion
A straightforward centralized scheme is used in implementing mutual exclusion. For
each lock (identified by a lock number), a processor is chosen statically in a round-
robin manner to be its manager according to the lock number. To enter the same critical
section, different processors must acquire the same lock. To obtain a lock, the requester
will send a lock request message to the lock’s manager. If no other thread is holding the
lock, the manager sends a reply message to the requester granting the lock acquisition
request. If the lock is already held by an other thread, the request will be forwarded to
the latest requester and the current requester waits in a queue associated with the lock.
In this case there is a distributed waiting queue: each requester remembers its direct
successor and the lock holder remembers the first waiting node in the queue. The lock
holder will send a message to the first waiting thread when it releases the lock. The
other waiting nodes remain in the queue. To conform to the messaging convention in
Distributed Cilk, we used active messages [53] for message passing.
Eager diff creation and the write invalidation protocol are used to propagate the
modifications. User programs have to acquire cluster-wide locks to access the shared
variables and release it after finishing using the shared variables. When releasing a lock,
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the diffs for the modifications on shared pages during this lock are created and stored.
Thus there is a correspondence between diffs and locks. During the next remote lock
acquisition, write notices will be sent to the requester. When the requester requires the
diffs of a page, only the diffs associated with this lock will be sent out to the requester.
So in this way the number of transferred diffs is greatly reduced. The idea of associate
diffs with the lock number is similar to scope consistency, which implicitly build a rela-
tionship between data and synchronization operations. This makes our implementation
different from the one in TreadMarks.
In implementation, the lock acquisition consists of following steps:
1. Save diffs of local dirty pages and set “write-protect” for the pages (the status of
the pages will not be changed until the next access).
2. Send the request to the manager of the lock.
3. Wait for the grant message.
4. When the grant message arrives, save the write notices and invalidate correspond-
ing pages according to the write notices. After that, if the memory locations in the
invalidated pages are accessed, the saved diffs will be transferred from previous
lock holder to the current holder.
The lock release performs the following basic operations:
1. Save diffs of local dirty pages and set “write-protect” for the pages.
2. Create write notices for the dirty pages.
3. Check the waiting queue of the lock. If there is an direct successor, the lock
releaser sends the write notices to the successor node.
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The mutual exclusion is guaranteed by the lock manager, since every time when
there is lock acquire or release operation, the manager will check if the lock is held by
anyone else, or check if there is anyone else waiting for the same lock. If a lock is re-
leased by one thread and then acquired by another thread, this procedure can be modeled
as an synchronization edge according to the description of Section 5.2. Meanwhile, the
lock releaser saves the diffs (operation 1 of above lock release description) and if the
same location is accessed by the following lock acquire, the diffs will be propagated to
the acquirer (operation 4 of above lock acquire description). This satisfies property 4
of definition 5.3.1. Similarly, in barrier operations (see the subsequent subsection), op-
eration 1 save the diffs and they will be propagated to the appropriate nodes according
operation 4. And this satisfies property 5 of definition 5.3.1. Properties 1, 2, and 3 of
definition 5.3.1 are defined by Cilk and inherited by SilkRoad, they apply to normal
thread stealing and returning situations. Lastly, according to definition 5.3.2, we say it
implements Õ5Ô Ö&9× consistency.
5.5.2 Global Synchronization
The barrier global synchronization is implemented by using a central manager. When a
node arrives at a barrier, it sends write notices of its dirty pages to the barrier manager
and then waits for the manager’s reply. The barrier manager assembles the write notices
from each node and the forward them to the rest of the nodes when the manager has
received the barrier requests from all nodes (it counts the number of the requests of this
particular barrier and compare it with the cluster size). Each node then dis-assembles
the write notices from the manager and marks the pages invalid accordingly. After
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that, they can departure from the barrier point and begin with subsequent computation.
During the subsequent computation, if a node needs to get the most up-to-date data of
an invalidated page, it sends a message to the modifier directly to get the diffs.
In implementation, each barrier participant performs the following basic operations:
1. Create write notices and save diffs of the dirty pages, and set “write-protect” for
the pages.
2. Send barrier request message (including the write notices) to barrier manager
node.
3. Wait for the reply message from manager node.
4. When the reply message arrives, invalidate the pages according to the write no-
tices in the reply message. After that, if the memory locations in the invalidated
pages are accessed, diffs will be required by the accessing node and propagated
from the previous modifying node.
5.5.3 User Shared Memory Allocation
In order to organize the virtual memory efficiently, the user shared memory is differ-
entiated from the system level shared memory. In SilkRoad, to allocate global shared
memory in programming, the user need to use “ ó Õ l&þþæ 
 mQnLXÖ"ÏÒ ” function. Hence
the allocated memory space is in another part of the heap (user shared memory space)
and consistency of these shared pages are assured by the extension part of Õ5Ô Ö&9× .
Meanwhile, user may also use global lock or barrier to access or synchronize the data
on these pages.
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5.6 The Theoretical Performance Analysis
In software DSM systems, the execution time of applications usually consists of the fol-
lowing parts: computation time, scheduling overhead, and synchronization overhead.
The computation time is the actual time spent in computing, and this is determined
by the application itself and the hardware of the nodes. The scheduling overhead is
the overhead in distributing computation to each node. In the systems with dynamic
scheduling (such as Cilk and SilkRoad), the scheduling overhead exists throughout the
execution. The synchronization overhead is the overhead in performing synchroniza-
tion operations, e.g., lock acquisition for a critical section or barrier synchronization. In
Õ5Ô Ö=9× consistency, the synchronization overhead is tracable because of the semantic
property of the Release Consistency: it allows the consistency of updated data to be
delayed until releases and acquires occurs. With the above observation, the total execu-
tion time
ñSo













è is the computation time,
ñ
í is the scheduling overhead, and ñ 
OtNu is the
overhead because of global synchronization.
In Cilk, for a multi-threaded computation which has ñ [ total work (the execution
time on one processor) and ñv critical-path length (the execution time on infinite num-




Ò , where x is cache size, Ó is the line size of the cache, } Ù~xzÓ is the cache
height, and | is the service time for a cache miss without congestion [61, 32]. Actually,
this performance model is for Ó;Ô and it has already included the computation time ñ è
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and scheduling overhead ñ í . Since Cilk does not support global mutual exclusion in
cluster computing environments, the ñ 
Ztu portion does not exist in Cilk. With the ex-
tended dag, for the partially strict computation, the ñ 
Ztu portion should be considered
in SilkRoad because there may be global synchronization between threads.
For the synchronization overhead ñ 
ZtNu , the following situation is considered: dur-
ing the computation, there are a large number of locking acquisitions (so that the lock
waiting time is not too insignificant to be negligible), and computation time between a
lock acquire and release pair is very little (this means that the granularity of the lock
should not be large, as a generic suggestion for programming). In this case, the proce-




zB queue: All the acquirers of the same lock are queuing and waiting to be served
(i.e. getting the grant for the lock acquisition). If the average computation time inside
the lock (i.e. after getting the grant from the lock manager and before lock release) is
denoted by   , the lock request rate (i.e. the number of lock requests within a unit time)






. If there are
totally l requests on this lock, the total waiting time is l¶ø
ñb
. If there are totally u
locks (identified by lock number in program) and for each lock there are lŁ[#Ðl8]XÐ=lc
such kind of requests respectively (assuming there are not recursive lockings), then total










In [61] and [32], it was proven that for any  , with probability at least BI ,
the total number of steal requests and related page transfers is at most w Ï } p ñv r
}
pŁ%Ï1BzM.ÒÒ . This lemma applies to fully strict multithreaded computation with work-
stealing scheduler, and the page transfers are resulted from thread stealings and thread
returns with the random work stealing scheduler. In SilkRoad, all the page transfers
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can be divided into two sets: one is the scheduling transfer caused by the random work
stealing scheduler (the above mentioned lemma applies to this situation), the other is
caused by the extensions in SilkRoad like global mutual exclusions (its overhead is in
ñ

Ztu ). Based on this observation, we have the following theorem for situations with
large number of locks and small lock granularity (refer to Chapter 2 for explanation of
some of the terminologies).
Theorem 5.6.1 Consider any partially strict multithreaded computation executed on p
processors, each with an Ó3Õ*®Ïyx
Ð.Ó3Ò -cache of height } , using the work-stealing sched-
uler (like in Cilk and SilkRoad) in conjunction with the ESBC coherence algorithm. Let
| be the service time for a cache miss that encounters no congestion, and assume that
accesses to the main memory are random and independent. Suppose the computation
has ñ [ computation work,   Ïyx
Ð.Ó3Ò serial cache misses, ñ [KÏx
Ð.Ó3ÒÆÙ ñ [r |  Ïx
ÐhÓîÒ



















ity at least B¤ , where u is the total number of locks identified by lock number,
l'µÏÉ Ù B9ÐCÐZ]ÐuJÒ is the number of requests on lock É in the computation,   is the
average computation time inside the lock and  is the frequency of the locks. Moreover,













Proof: As in [61] and [32], we shall also use an accounting argument to bound the
running time. During the execution, at each time step, each processor puts a piece of
silver into one particular buckets according to its activity at that time step. However,
for partially strict multithreaded computation, two more buckets are considered: LOCK
and LOCKWAIT. Additionally, unlike in [61], since the ESBC algorithm is not using
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backing store as a shared virtual memory for the run-time system, there is a little change
with the buckets XFERWAIT.
¦ WORK. A piece of silver is put in this bucket if the processor executes a task. So
this bucket contains exactly ñ [ dollars, because there are exactly ñ [ tasks in the
computation.
¦ STEAL. A piece of silver is put in this bucket if the processor sends a steal
request. Since there are w Ï } p ñqv r } pŁﬀÏ1BzM Ý Ò·Ò steal requests (see Lemma 26
of[61]), there are w Ï } p ñ£v r } p§ﬀÏ3Bz
Ý
ÒÒ pieces of silver in the STEAL bucket.
This portion is determined by the random work-stealing scheduler.
¦ STEALWAIT. A piece of silver is put in this bucket if the processor waits for a
response to a steal request. According to the recycling game[36], if ¨ requests
are distributed randomly to p processors for service, with at most p requests
outstanding simultaneously, the total time waiting for the requests to complete
















p§ﬀÏ3BzÝqÒÒ with probability at least B*K.Ý [61]. How-
ever, in this case, since there is no reconciling cache to backing store for ESBC
algorithm, we do not need to account for the time spent in reconciling. With the
consideration of the idle steps to avoid too frequent steal requests[61, 32], the total
number of pieces of silver in this bucket is wÏ |} p ñ¬v rHp§(p­r } p§ﬀÏ3Bz Ý ÒÒ .
¦ XFER. If a processor sends a line-transfer request, it puts a piece of silver into
this bucket. Even though in ESBC algorithm the request is sent to the last victim
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¦ XFERWAIT. If a processor waits for a line transfer to complete, it puts a piece









pŁﬀÏ1BzM Ý Ò·Ò pieces of silver in this bucket with proba-
bility at least B.­ Ý .
¦ LOCK. If a processor performs an acquire operation, it puts a piece of silver into
this bucket. This results from the extended dag for partially strict multithreaded
computation. The number of lock acquisitions depends on the application and the
scheduler. If u is the total number of locks identified by lock number, l'ŁÏÉÙ
BÐCÐZ^ÐuJÒ is the number of requests on lock É in the computation, then the total
number of locks in the whole computation is  c
'q[
l' .
¦ LOCKWAIT. According to the analysis above, the lock waiting time can be








Now we add up the silver in each bucket and divide by p to get the running time.
With probability at least B6®CM
Ý










































Ò{zMpÒ with probability at lease Bﬂ®CM
Ý
.
Using the identity ñ [KÏyx
Ð.Ó3ÒÙ ñ [°r |  ÏxbÐ.Ó3Ò and substituting 'Ù¢CM Ý yields the high-
probability bound. The expected bound follows similarly. ,
The performance model of distributed shared memory is an interesting problem but
there is not much theoretical work on it. Some related work done on this topic include:
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Donald Yeung et al. [137, 138] started from the clusters of SMPs with a relatively simple
protocol. Their focus is on the performance of the large scale multi-grain system, which
consists of clusters of SMP machines (totally hundreds of CPUs or even more) with
different levels of memory. They model the performance with the consideration of
page fault, network latency, etc, so they analyze the performance at a lower level than
we do. Bilas [22] analyzed the performance of shared virtual memory on networks
from communication layer, protocol layer, and application layer. The factors that may
affect performance are analyzed in detail, but no theoretical performance models are
proposed. Our performance model is based on Cilk’s initial theoretical model with the
consideration of the overhead of shared memory operations.
5.7 Discussion
Cilk is featured by its efficient load balancing and Ó;Õ5Ô is about distributed shared
memory. They seems to be orthogonal, but there exists a cross point, which is the
memory consistency model. Memory consistency model is a critical element of DSM.
On the other hand, Cilk’s efficient load balancing is built on both work-stealing and
Divide and Conquer paradigm. Its underlying supporting memory consistency model
is LC. In our work, our main target is to achieve the support of multiple paradigms
(including Divide and Conquer and SPMD, etc). In order to achieve this goal , we
explore the memory model approach. We focus our work on the overlapped part of these
two topic and hope to extend the underlying memory model and hence more paradigm
can be supported (see Figure 5.6). In addition, Ó3Õ5Ô ’s “lazy” idea provides some hints
of reducing network traffic for existing system.
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Figure 5.6: The memory model approach to achieve multiple paradigms in SilkRoad.
In our earlier implementation of SilkRoad [105], the barrier mechanism was not im-
plemented and we only introduced the lock mechanism without changing Cilk’s backing
store and the way to keep memory consistent in Cilk runtime system. So the consis-
tency of the system information was maintained by Ó;Ô , and the lock was implemented
with Ó;Õ5Ô semantics. In our later work, the barrier was introduced. More importantly,
Õ5Ô Ö=9× is formally analyzed based on the computation-centric memory model theory
system, and the later implementation differs from the earlier one in that “lazy” seman-
tics are introduced and the backing store of Cilk are removed. So the similarity between
Õ5Ô Ö=9× and Ó;Õ5Ô is that the modifications of shared memory pages are propagated in
a “lazy” style in both memory models. However, one difference is that the system data
modification propagations are triggered by thread stealings or returns in Õ5Ô Ö&9× , while
in Ó3Õ5Ô all propagations are triggered by lock or barrier operations. So we can also say
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Figure 5.7: A situation that might be affected by interference of lock operations and
thread migration
Õ5Ô Ö=9× is a “hybrid” model in that the page propagations are coupled with either the
operations of thread stealings or global synchronizations (i.e. global lock acquisitions
and barriers) according to the ESBC introduced in this chapter.
At the programming level, our extensions introduce different semantics from Ó;Õ5Ô
in that more restrictions are applied to the programmers since thread migration and
memory consistency operations co-exist. With typical LRC, programmers care about
the data sharing via the mechanisms like barrier and lock. In contrast, Õ5Ô Ö=9× con-
sistency puts more restrictions on programmers: In the programs with locks, the user
should reduce the lock granularity and make sure that there is no thread spawning within
the locks. For example, Figure 5.7 illustrates a simple situation of using shared vari-
ables with locks(the dotted arrows show the lock transferring sequence): the thread on
node0 acquires a lock and write a value to the shared variable  which is followed by a
lock release; then the thread on node1 also does a write operation on  ; lastly the thread
on node2 does a read operation on  . There will be no problem if these three pieces
code are running on different node under Ó3Õ5Ô . However, with Õ5Ô Ö=9× , the scenario
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node 0 node 1
barrier(0);




y = a[0][0] - a[0][1];
a[0][1] = y;
barrier(1);
Figure 5.8: A situation that might be affected by interference of barrier operations and
thread migration
may be changed if, after lock acquisition, the thread on node 2 spawns another thread
and it is migrated to node0 if node0 is free while node2 is heavy loaded. In this case,
the read operation (i.e. DÙïd² ) will possibly get an obsolete value since node0 is not
the last writer of  .
In SPMD programs with global barriers, the user should care about the number of
threads and their level in the spawn tree. Users are suggested to spawn as many threads
as the number of processors and these threads are leaves in the spawn tree. Otherwise,
thread migration might also interfere with memory consistency operations. For exam-
ple, the pseudo code in Figure 5.8 illustrates this situation: in between two barriers
(i.e. ³#nL LMÉZLrÏÒ and ³#PL LGÉ´ZL`Ï3BPÒ ), the program calculate the values of the elements in a
C ø§C matrix (stored in shared memory): the value of the first column is calculated by
summing the values of the elements in the same row of the two columns, and the second
column is calculated by subtracting the values of the elements in the same row of the
two columns (the code in the figure only shows the calculation of the first elements of
the columns). If this is done by two threads on two processors and each calculates one
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column of elements, each thread will get the same values of the shared variables when
they leave the first barrier (i.e. ³#PL LGÉ´ZL`ÏyÒ ). According to Ó3Õ5Ô , the written values of
write operations (i.e. µ¶·´µ¸·$Ù¹D and µ¸·´µºB=·?Ù»t ) on the shared memory will not be
“seen” by each other until they all arrive the barrier (i.e. ³#PL LGÉ´ZL`Ï3BPÒ ). So those write op-
eration do not affect the other thread’s read operation. However, in Õ5Ô Ö&× , after they
leave barrier 0, if thread 0 spawns some other threads and itself is migrated to node1
because of the load imbalance, the write operations might affect the read operations,
depending on the execution speed of the two threads.
So we can see that for the threads that do memory consistency operations (like lock
release/acquire and barrier), these restrictions (which do not exist in normal Ó;Õ5Ô sys-
tems) keep them running at the leaf level in a spawn tree so that they are not migrated
(according to Cilk’s policy, the parent threads are usually stolen so that the stealer can
get more work to do), hence avoiding the complicated situation in which memory con-
sistency operations and thread migrations interfere with each other. The thread migra-
tion in SilkRoad is random and not predictable, so far we did some feasibility study on
the synthesis of these two aspects. It is still a challenging and interesting future research
topic to do further exploration.
5.8 Conclusions
One difference between SilkRoad and Cilk is that SilkRoad does not use the backing
store to maintain the consistency of the cache pages in order to reduce the network
traffic. SilkRoad employs SBC to maintain the coherence at runtime level. Without
backing store, the consistency of system data is maintained with the event of thread
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stealing and return, which makes it different from Ó;Õ5Ô . Moreover, Õ5Ô Ö&9× memory
consistency model is built on the basis of Ó;Ô and it is motivated by the attempt to pro-
viding user level shared memory based on Ó;Ô to support wider range of computation.
The semantics of the Ó3Õ5Ô are introduced and the BACKER algorithm in Cilk is re-
placed by ESBC algorithm. This shows a way to support more programming paradigms
in a parallel system.
Chapter 6
SilkRoad Performance Evaluation
This chapter evaluates the performance of the SilkRoad system. Our experiments are to
demonstrate two major aspects of SilkRoad:
¦ The efficiency and performance of Õ5Ô Ö&9× .
¦ The ability to support multiple paradigms.
As it is mentioned in previous chapters, the implementation of Õ5Ô Ö&9× consistency
makes SilkRoad provide a user level shared virtual memory and consequently makes it
possible to support the applications programmed in the paradigms other than Divide-
and-Conquer. This chapter shows the experimental performance and discussions on
the results. The speedup of various applications with different problem sizes will be
shown first to demonstrate the overall performance of SilkRoad. We further compare the
performance of SilkRoad and Cilk by running some Divide-and-Conquer applications
chosen from Cilk’s test suite. This is to show the effect of reducing network traffic and
the introduced overhead in SilkRoad when providing a global shared memory based
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on Cilk’s runtime system. The performance of SilkRoad is also compared with that of
TreadMarks. This is done by running some non-Divide-and-Conquer applications.
The remainder of this chapter is organized as follows: Section 6.1 introduces the
platform used for the performance evaluation. Section 6.2 describes the applications in
our test suite and their attributes. In Section 6.3, the experimental results are shown as
well as the analysis and discussion on them. The comparisons between SilkRoad, Cilk,
and TreadMarks are also shown and analyzed. Finally, Section 6.4 gives a conclusion
of this chapter.
6.1 Experimental Platform
The test-bed for our experiments is a 16-node PC cluster. The processor of each node is
Intel Pentium-III 500 MHz CPU. The memory size is 256 MB (or 512 MB for the node
acting as the NFS/NIS server). Nodes are interconnected with 100Mbps Fast Ethernet
network in a star topology through a 100BaseT switch. The operating system of each
node is RedHat Linux 6.2 with the kernel of version 2.2.18.
6.2 Test Application Suite
In our experiments, nine applications are used and they are introduced below. De-
pending on the nature of the applications, different programming paradigms were used.
Specifically, the Matrix Multiplication, N queen, LU, and Knary are selected from
Cilk’s test suite and the Divide-and-Conquer paradigm is used in these programs. The
Traveling Sales Problem program is basically written with Master/Slave paradigm, and
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it uses shared variables. Embarrassingly Parallel, Red-Black Successive Over Relax-
ation, Jacobi iteration, and Gaussian Elimination use the SPMD paradigms and also
need a global shared memory.
Matrix Multiplication (Matmul) Matrix multiplication is a basic application which
is widely used in benchmarking. The Matmul program multiplies two uªø¼u
matrices A and B and puts the results into another matrix C. In our test suite, the
Matmul program uses classical algorithm to do the multiplication. It fits into the
divide-and-conquer paradigm well: recursively splitting the problem into eight
uSz½C
ø\uSz½C matrix multiplication subproblems and combining the results with one
uëø¾u addition. This program needs the runtime level shared memory support
because three matrices are shared among the spawned threads. Neither lock nor
barrier is needed however as the basic parallel control constructs suffice.
N Queen Problem (NQueen) The objective of the NQueen program is to place u queens
on an uø)u chess board such that they do not attack each other. The program finds
all such configurations for a given chess board size and differs from the original u
queens program in Cilk, in which case if one solution is found all the other search-
ing threads are aborted. The SilkRoad program explores the different columns of
a row in parallel, using a divide-and-conquer strategy. The chess board is placed
in the DSM such that child threads can get the chess board configuration from
their parent thread. The data in the chess board must be kept consistent at runtime
level. Again the user lock is not necessary in the program.
LU decomposition (LU) The Ó program performs the Divide-and-Conquer form of
a blocked Ó decomposition of a dense matrix Ï¿jÙ Ó	Ò . Ó factorization is
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the most time consuming step of a common method of solving a system of linear
equations. The dense uëø?u matrix is divided into an ¨ ø­¨ array of À ø­À
blocks to exploit temporal locality of sub-matrix elements ( u¦ÙÁ¨7À ). In our
experimental program LU, the block size is set to be 16.
Knary (Knary) Knary is a synthetic benchmark in Cilk. Its parameters can be set to
produce a variety of values for work and critical path length. The syntax of the
command line is Ì uzPL t?Â¤
ZLGÉD&þÂ¯åQPLM&þþXþÂÃ:	æL
Ì
Â ÖP·årm® . With
the provided parameters, it generates a tree of depth ÂjÖP·årm¼ and branching
factor in which the first ÂÃ
OZLMÉW=þ. children at every level are executed serially
and the remainder Â åQPLM&þþXþ children are executed in parallel. At each node
of the tree, the program runs an empty “for” loop for a number of times.
Traveling Salesman Problem (TSP) The TSP program solves the traveling salesman
problem using a branch and bound algorithm. In this program, a number of work-
ers (i.e., threads) are spawned to explore different paths. The actual number of
workers depends on the number of available processors. Unexplored paths are
stored in a global priority queue in the user-level shared memory. All workers
will retrieve the paths from the priority queue. So it is basically a work-pool
paradigm. The bound is also kept in the shared memory, and each thread accesses
(i.e., reads or writes) the bound through a lock, in order to ensure the consistency.
Embarrassingly Parallel (EP) The Embarrassingly Parallel (EP) from NAS bench-
mark suite [11] accumulates two-dimensional statistics from a large number of
Gaussian pseudo-random numbers which are generated according to particular
scheme that is well-suited for parallel computation. The computation-communica-
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tion ratio of the parallel version is very high and the only communication occurs
when summing up a list in the final of the program. The updates to the shared list
are protected by a lock.
Red-Black Successive Over-Relaxation (SOR) Red-Black Successive Over-Relaxation
(SOR) is a method of solving partial differential equations. In parallel SOR, The
red and the black arrays are divided into roughly equal size bands of rows and
each of them is distributed to a different processor. It is a typical SPMD style:
same code are executed on different matrices and during the computation, com-
munication occurs across the boundary rows between bands. In SilkRoad, the
red and black arrays are stored in shared memory and the program uses global
barriers to synchronize.
Jacobi iteration (Jacobi) Jacobi is a method for solving partial differential equations.
The Jacobi program iterates over a two-dimensional array. During each iteration,
every matrix element is updated to the average of its nearest neighbors (above,
below, left, and right). Because of the strong data dependence, it is hard to divide
the problem into several smaller independent problems, so we use the SPMD
paradigm to solve this problem. The program uses a local array to store the new
values computed during each iteration in order to avoid overwriting the old value
of the element before it is used by its neighbor. In the parallel version, the two-
dimensional array is divided into roughly equal size parts and distributed to each
node. Their boundary rows are shared by the neighboring nodes. Barriers are
used for synchronization after the calculation and copying data from shared array
to local array in each iteration.
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Gaussian Elimination (Gauss) Gaussian Elimination (Gauss) decomposes a square
matrix into upper and lower triangular submatrices by repeatedly eliminating the
elements of the matrix under diagonal, one column at a time. In this SPMD
paradigm, communication occurs after the calculation in each iteration via global
barriers.
6.3 Experimental Results and Discussion
6.3.1 Performance Evaluation
The overall performance of SilkRoad programs is listed in Table 6.1. In the following
analysis, the speedup is computed by dividing the sequential program’s executing time
by the corresponding parallel program’s executing time. We used the gcc compiler
(version 2.91.66) to compile all of the application programs.
Applications serial 2 procs 4 procs 8 procs 16 procs
Matmul( BZÄçø?BZÄ ) 84.66s 38.41s/2.20 28.14s/3.00 24.73s/3.42 21.27s/3.98
NQueen(13) 76.64s 39.44s/1.94 19.78s/3.87 10.84s/7.07 5.43s/14.11
LU( BOÄ¶øHBOÄ ) 83.55s 28.30s/2.95 21.59s/3.87 16.33s/5.11 13.74s/6.08
Knary(0,10,10,7) 31.77s 15.95s/1.99 8.08s/3.93 4.13s/7.69 2.69s/11.81
TSP(19b) 11.54s 6.89s/1.67 5.43s/2.13 3.37s/3.42 4.92s/2.34
EP( C ]´Å ) 22.99s 11.62s/1.98 6.01s/3.83 3.15s/7.30 1.59s/14.46
SOR( CMÄ¶øŁCÄ ) 21.69s 11.62s/1.87 6.57s/3.30 3.78s/5.74 2.55s/8.50
Jacobi( BZÄçø?BZÄ ) 12.06s 6.19s/1.94 3.72s/3.24 2.67s/4.51 1.94s/6.21
Gauss( BOÄ ø?BOÄ ) 23.51s 13.42s/1.74 8.43s/2.79 5.14s/4.57 7.32s/3.21
Table 6.1: Timing/speedup of the SilkRoad applications.
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Matmul
In Matmul, the Divide-and-Conquer strategy used in the SilkRoad program achieved
a good performance speedup. We tested with the matrix size of BOnCÆø¥BZnCÆ and we
achieved good speedup and even super-linear speedup. The speedup is 2.20 on 2 pro-
cessors, 3.00 on 4 processors, 3.42 on 8 processors, and 3.98 on 16 processors. The
super-linear speedup on two processors comes from the data locality. In SilkRoad, if
all elements of a divided Matmul block can fit in the local cache, there are much fewer
cache misses in comparison with the sequential program that stores the matrices in the
cache in row major order. When the matrices cannot fit into the local cache, thrashing
occurs. In the SilkRoad Matmul program, the matrices are divided into small blocks
until it reaches the size of BOÇø­BZÇ allowing them to fit easily into the local cache. The
system overhead reduces the overall speedup a lot in Matmul. For example, for the
problem size of BZnCÆ!ø?BOnC Æ on four nodes, the CPU working time takes about ÇnÈ½É of
the overall execution time and the rest is taken by system, which spends a lot of time to
process the large size of data in the shared memory.
NQueen
We ran the NQueen program with the board size of 13. It achieved speedup of 1.94 on
2 processors, 3.87 on 4 processors, 7.07 on 8 processors, and 14.11 on 16 processors.
In this program, the chess board is stored in the DSM, but the amount of data (i.e.,
the current chess board configuration) to be transferred is less than that of Matmul.
Thus, the parallel execution does not suffer too much from the DSM overhead and
it achieved better speedup than Matmul. In our experiments the system overhead of
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the execution is less than BÉ of the total execution time so that the over speedups are
good. In comparison with Cilk NQueen (shown in Table 6.3), the speedup of SilkRoad
NQueen is comparable in scale of our experimental cluster.
LU
We ran LU program with the matrix size of BO½CÆøIBO½CÆ , and we got speedup 2.95,
3.87, 5.11, and 6.08 on 2, 4, 8, and 16 processors respectively. Like the Matmul, by
dividing large matrices into the small size blocks ( BOÇ ø®BOÇ blocks in this application),
data locality was utilized and parallelism was increased. In comparison with Cilk LU
(as it is shown in Table 6.3), SilkRoad performs close to Cilk. However, when the
problem size is large, the system overhead goes up quickly (for example, it takes about
CM½É of the execution time for BOnC Æ ø­BOnCÆ on four nodes in our experiments) and the
overall speedup is affected a lot.
Knary
We ran Knary program by providing the parameters with the values (0,10,10,7) and
achieved the speedup 1.99, 3.93, 7.69, and 11.81 on 2, 4, 8, and 16 processors respec-
tively. In this example, the serial work is specified to be null and hence high parallelism
is achieved.
TSP
In TSP, the distances of all cities, the current shortest route, the bound of the current
shortest route, and a priority queue storing all unexplored routes are held in global
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shared memory that is frequently accessed by multiple worker threads via locks. This
paradigm is not directly supported in Cilk because it requires user-level shared memory
and global mutual exclusion. Currently the SilkRoad TSP program with the size of 19b
achieves speedup of 1.68 on 2 processors, speedup of 2.13 on 4 processors, 3.42 on 8
processors, and 2.35 on 16 processors respectively for the same problem size. When
the number of processors is increased to 16, the execution slows down. This shows that
the rapid increase of communication overhead on 16 processors offsets the benefits of
parallelism.
EP
For EP, with C ]´Å random numbers, we obtained speedup of 1.98, 3.83, 7.30, and 14.46
on 2, 4, 8, and 16 nodes respectively. In this program, the computation to commu-
nication ratio is very high so the communication overhead are compensated and good
speedups are achieved. This program also can not be directly supported by Cilk because
it needs a global lock to access data stored in the shared variable.
SOR
For the typical SPMD style SOR, we ran it with the problem size of Ê½ iterations with
CMÆnÊ!øŁCMMÆnÊ matrix size. On 2 processors the speedup is 1.87. On 4, 8, and 16 proces-
sors the speedups are 3.30, 5.74, and 8.51 respectively. This program uses barrier for
global synchronization during computation. Usually the barrier operations are consid-
ered to be time consuming. In SilkRoad, for example, with problem size of ÈBCø§ÈNBC
running on four processors, the barrier operations (including barrier waiting and mes-
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sage processing) take about ËnÉ of the total execution time. The speedups show that the
barrier can be efficiently realized in Õ5Ô Ö=9× consistency.
Jacobi
In another SPMD program Jacobi with BO½ iterations on the matrix size of BO½CÆ£ø
BO½CÆ , we achieved speedups of 1.94 on 2 processors, 3.24 on 4 processors, 4.52 on 8
processors, and 6.21 on 16 processors. It shows the efficiency of the Õ5Ô Ö&9× ’s barrier
for global synchronization in SPMD paradigms.
Gauss
Gauss got speedup of 1.75, 2.79, 4.57, and 3.21 on 2, 4, 8, and 16 processors respec-
tively. On larger cluster size (16 nodes), the speedup is decreased down and this is
because the overhead of processing barrier write notices (i.e. assembled by the barrier
manager and dis-assembled by each node) increases fast when more nodes are involved
into the computation. Meanwhile, this problem size may not put enough computation
on each node to offset the increase overhead.
We also test SilkRoad’s scalability with problem size. We ran the NQueen with
problem size of 11, 12, 13, and 14. We also ran the SOR with matrix size of ÈBCø7ÈBC ,
BO½CÆ!ø?BOnCÆ , CMMÆ½ÊZø?BOnCÆ , and CMÆnÊZøŁCMMÆnÊ . The results are shown in Table 6.2.
For SOR with ÈBOCøÌÈBOC matrix size, SilkRoad’s speedup is not as good as those
with larger matrix sizes. The speedup even drops when the number of processors is
increased to 16. This shows that for small problem size the overhead of the system
cannot be offset by the achieved parallelism and larger data size makes the application
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Applications problem size 2 procs 4 procs 8 procs 16 procs
ÈBOC®øŁÈBC 1.71 2.76 3.24 2.59
SOR BZnCÆ!ø?BOnC Æ 1.80 2.99 3.53 3.71
CMMÆ½ÊZø?BOnCÆ 1.79 3.01 3.96 5.09
CMMÆ½ÊZøŁCMMÆnÊ 1.87 3.30 5.74 8.50
11 1.92 3.20 4.69 5.61
NQueen 12 1.96 3.76 6.18 7.82
13 1.94 3.87 7.07 14.11
14 1.99 3.94 7.60 14.67
Table 6.2: SilkRoad’s speedup with different problem sizes.
benefit more from parallelism.
Similarly, NQueen also achieved better speedups with larger problem sizes, espe-
cially on larger cluster scales. This is mainly because of the relatively small data com-
munication in computation.
6.3.2 Comparing with Cilk
In order to see the effects of extending the memory model of Cilk, the performance of
the SilkRoad is compared with that of Cilk in Table 6.3. The applications shown in the
table are all using Divide-and-Conquer paradigm. Table 6.4,Table 6.5, and Table 6.6
show that generally Õ5Ô Ö&9× consistency results in less communication data and mes-
sages, since the stealing based lazy style diff propagation policy is employed and hence
the modifications of shared pages are not written back to the backing store each time
when thread stealing and return happen.
For Matmul, SilkRoad runs in a speed close to Cilk with smaller cluster scale, even
though SilkRoad sends less messages and transferred less data. This is because pro-
cessing the messages in SilkRoad takes longer time since more data are piggy backed
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within the messages. SilkRoad achieves better performance with larger cluster scale.
This shows that when the number of processors is increased, the introduction of Ó3Õ5Ô
ideas takes more effect. However, when the cluster scales up, we notice that the trans-
ferred data increase faster than the number of messages ( Table 6.6 shows SilkRoad
Matmul transferred more data than Cilk Matmul). This is because the number of diffs
in the messages increases very fast with the number of processors, so it shows the diffs
maintenance policy in SilkRoad can be further optimized.
For NQueen, the speed of SilkRoad gets close to that of Cilk when increasing the
number of processors. Since the data of NQueen is much less than that of Matmul, the
network communication is less frequent than Cilk even when the number of processors
increases. Like in Matmul application, SilkRoad transferred less data and messages
than Cilk.
For LU and Knary, SilkRoad also achieved comparable speedup on all of the cluster
scales. Generally we can see that with removing the backing store and maintaining the
memory consistency with thread migration, SilkRoad performs comparable to Cilk with
four of our applications which use Divide-and-Conquer paradigm.
6.3.3 Comparing with TreadMarks
For the applications that are not directly supported by Cilk and are implemented with
the paradigms other than Divide-and-Conquer, their performance are compared against
TreadMarks (version 1.0.3), a well-known software DSM system. The results are shown
in Table 6.7.
For SOR (2K ø 2K, 80 iterations), SilkRoad got the speedups very close to that of
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Applications Number of processors SilkRoad Cilk
Matmul 2 38.41s 29.36s








LU 4 21.59s 22.64s
( BOÄ¶ø?BZÄ ) 8 16.33s 17.06s
16 13.74s 15.04s
2 15.95s 15.82s
Knary 4 8.08s 8.05s
( `ÐZBZ`ÐZBO`ÐÍ ) 8 4.13s 4.08s
16 2.69s 2.66s
Table 6.3: Timing of the applications for both SilkRoad and Cilk.
TreadMarks with a small number of processors, but when the number of processors is
increased, the speedup of SilkRoad is less than that of TreadMarks. This shows that
the barrier implementation in SilkRoad is as efficient as TreadMarks with small scale
cluster but less efficient when the cluster scales up. This is mainly because the quickly
increased message size in SilkRoad offsets some of the gained performance.
For TSP with 19 cities, both TreadMarks and SilkRoad achieved increased speedups
Applications Transferred data Number of messages
SilkRoad Cilk SilkRoad Cilk
Matmul ( BOÄ¶ø?BZÄ ) 30.6MB 78.5MB 28,404 98,849
NQueen (14) 132KB 296KB 561 633
LU ( BOÄçø?BOÄ ) 6.1MB 30.7MB 16,232 39,555
Knary ( `ÐZBOÐZBO`ÐÍ ) 35KB 107KB 375 381
Table 6.4: Messages and transferred data in the execution of SilkRoad and Cilk appli-
cations (running on 2 processors).
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Applications Transferred data Number of messages
SilkRoad Cilk SilkRoad Cilk
Matmul ( BOÄ¶ø?BZÄ ) 94.4MB 160.5MB 95,619 195,169
NQueen (14) 617.6KB 1.9MB 2,793 4,216
LU ( BOÄçø?BOÄ ) 17.9MB 63.9MB 51,498 116,971
Knary ( `ÐZBOÐZBO`ÐÍ ) 138KB 765KB 1,285 2,493
Table 6.5: Messages and transferred data in the execution of SilkRoad and Cilk appli-
cations (running on 4 processors).
Applications Transferred data Number of messages
SilkRoad Cilk SilkRoad Cilk
Matmul ( BZÄ¶ø?BOÄ ) 343MB 268MB 207,955 330,193
NQueen (14) 2.77MB 6.94MB 7,877 15,938
LU ( BOÄ¶ø?BZÄ ) 122.39MB 147.6MB 138,214 319,495
Knary ( `ÐZBO`Ð=BO`ÐÍ ) 765KB 1.87MB 5207 6460
Table 6.6: Messages and transferred data in the execution of SilkRoad and Cilk appli-
cations (running on 8 processors).
with smaller cluster scale, but the speedup slows down with larger cluster scale (sixteen
processors). The performance descrease on sixteen nodes shows the implementation of
lock needs improvement because the overhead of diff processing (creating diffs, com-
paring and filtering diffs, and applying diffs) increases fast when the cluster size is big.
TreadMarks outperforms SilkRoad, because in TSP, the lock for the global queue (stor-
ing the partial results) has large granularity and SilkRoad threads spend more time in
waiting for the lock. This also shows the implementation of SilkRoad needs further
optimization. Moreover, the eager diff creation in SilkRoad also takes more time than
TreadMarks in creating diffs that will possibly not be used later.
For Gauss, the speedup of both SilkRoad and TreadMarks are increasing on two,
four, and eight processors but decreases when the number of processors is increased to
sixteen. The SilkRoad performance descrease on sixteen nodes is due to the introduced
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Applications No. of processors Speedup of SilkRoad Speedup of TreadMarks
SOR 2 1.87 1.82
( CMÄ¶øŁCÄ , 4 3.30 3.49
80 iterations) 8 5.74 6.36
16 8.50 10.09
2 1.67 1.88
TSP (19b) 4 2.13 3.60
8 3.42 4.47
16 2.34 2.92
Gauss 2 1.74 1.85




EP ( C ]´Å ) 4 3.83 3.99
8 7.30 7.98
16 14.46 15.98
Table 6.7: Comparison of speedup for both SilkRoad and TreadMarks applications.
barrier overhead which is big when the cluster size is big. The barrier manager is po-
tentially a performance bottleneck because it needs to assemble the write notices (i.e.
the information about which pages have been modified by which node) and broadcasts
to each node. Each node dis-assemble the write notices upon receiving from the man-
ager. This assembly (at the manager side) and dis-assembly (at each barrier participant)
procedure for each barrier can be time-consuming when the number of processors is
large, since the manager needs to assemble the write notices for a lot more times and
each time with more source nodes’ write notices. Each node also needs to dis-assemble
more nodes’ write notices. This overhead increases quickly when the number of nodes
grows large (greater than eight). Meanwhile, every node sends the barrier request to
the manager node and waiting in a queue for the reply. When the number of nodes
increased from eight to sixteen, the barrier waiting time increases obviously since there
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are eight more requests in the queue. In this program, SilkRoad also achieved speedups
close to but a little less than TreadMarks, especially with large cluster scale.
EP also achieved good performance on two, four, eight, and sixteen processors com-
paring to TreadMarks. This shows that the low communication in Embarrassingly Par-
allel results in very low communication overhead and high speedup in SilkRoad.
It can be seen that the performance of SilkRoad is not significantly worse than that
of TreadMarks. On the other hand, since it is more natural to solve some problems with
Divide-and-Conquer paradigm, SilkRoad provides users more choices of paradigms for
their parallel programming. In the support of the paradigms other than Divide and
Conquer, we notice that some programs (for example, Guass) of the newly supported
paradigms (for example, SPMD) get performance decrease when the cluster size is big
(i.e. sixteen). The effect of reducing network traffic is not obvious on these applications
and this is mainly due to (1)There are very few thread migrations (for example, for four
nodes only four threads spawned and they only migrate from the starting node to the
rest computing nodes and then back to the starting node when finish) and hence very
few operations on backing store. In comparison, Divide and Conquer programs usually
produce thousands or more thread migrations, so the effect of removing backing store is
obvious; (2)The quickly increased barrier processing overhead (as explained in previous
page). On the other hand, we also notice that the TreadMarks version of those programs
also behave similarly (i.e. performance decrease with sixteen nodes) in our experiments,
which implies not only the runtime system matters, but also the characteristics of pro-
grams can affect the performance in large clusters. In summary, the experiments show
that SilkRoad is able to allow new types of applications to be programmed, which is
our main target. The inefficiency of some newly supported programs with large clus-
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ter size implies that the reduction in messages may generate new overheads and some
of the implementations need improvement, so the overall efficiency is not necessarily
improved (i.e. it depends on the programming paradigm used by the applications).
Last, the experiments also show that the extension of memory model in SilkRoad
does not hurt the load balancing inherited from Cilk. With the inherited multithreading
and dynamic parallelism, SilkRoad can achieve good load balancing with Divide-and-
Conquer paradigm. Table 6.8 shows some statistical data in one typical execution of
the Matmul example and Table 6.9 shows the results of Matmul program implemented
in TreadMarks with SPMD paradigm. Even though not all data is directly comparable,
the result show SilkRoad got good load balance among processors.






Table 6.8: Output of processor load (in seconds) and messages in one execution of
Matmul ( BOnCÆ!ø?BO½CÆ ) on 4 processors in SilkRoad.






Table 6.9: Some statistic data in one execution of matmul ( BOnCÆøÎBZnCÆ ) on 4 processors
in TreadMarks.
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6.4 Conclusion
In this chapter, the performance of SilkRoad is evaluated and analyzed to show its effi-
ciency. In addition to Cilk’s test programs with Divide and Conquer, to test the user level
shared virtual memory, some applications with other paradigms are also selected for the
evaluation. The overall performance of SilkRoad and its scalability with problem size
are examined. A comparison between SilkRoad and Cilk is presented in order to exam-
ine the side-effects of extending Cilk’s Location Consistency and to show the efficiency
of Õ5Ô Ö&× consistency model in reducing the network traffic when solving problems
with Divide-and-Conquer paradigm. For those applications with other paradigms, we
compared them with TreadMarks applications.
In Chapter 4 and Chapter 5 the idea of removing Cilk’s backing store is introduced
and in this chapter the experimental programming work shows that the idea can be used
empirically. The programs in this chapter are mainly to show the performance (which is
more relevant to our topic), but they also show how the additional facilities of SilkRoad
(i.e. global lock and barrier mechanisms) can be used in programming.
In summary, our experimental results show that with the extended memory consis-
tency model (i.e. Õ5Ô Ö&9× consistency), SilkRoad has the performance comparable to
Cilk while reducing the network traffic and supporting more paradigms (using user-level
shared memory) with fairly good efficiency.
Chapter 7
Conclusions
This chapter summarizes the thesis and outlines areas which merit further investigation.
7.1 Conclusions
In this dissertation, we explored the techniques to support multiple parallel program-
ming paradigms theoretically and empirically.
Theoretically, a graph-theoretical analysis approach is presented in order to ana-
lyze parallel programming paradigms more generically. Under this framework, several
paradigms are defined uniformly based on the concept of execution instance dag. More-
over, it is shown that the underlying memory model of a parallel computing system plays
an important role in supporting multiple paradigms.
In order to achieve our goal of supporting multiple paradigms, we find the cross
point of the “orthogonal” Cilk and DSM, which is the underlying memory consistency
model. Empirically, it is shown that extending the memory model of one existing par-
allel system is a feasible way to support more paradigms. By extending LC to Õ5Ô Ö&9× ,
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we developed a variant system of Cilk, i.e. SilkRoad, to provide user level shared mem-
ory (with linguistic support for mutual exclusion and global synchronization) and hence
support more programming paradigms. The performance evaluation showed the effi-
ciency of Õ5Ô Ö&9× consistency and SilkRoad’s ability to support multiple parallel pro-
gramming paradigms with the utilization of user level shared memory. The comparison
between SilkRoad and Cilk showed that SilkRoad achieves good overall performance
while extending the memory model of Cilk. With the comparison to Cilk and Tread-
Marks system, we showed that SilkRoad supports wider paradigms based on Cilk, while
at the same time achieves rather good performance. Moreover, the programmability of
Cilk/SilkRoad as a parallel programming language is also examined. Cilk/SilkRoad’s
solutions to various examples show its effectiveness in parallel programming. With
SilkRoad’s extension, Cilk/SilkRoad’s programmability is also enhanced.
In summary, our work explored an approach to support more paradigms by strength-
ening the underlying memory model of an existing parallel system, and the performance
of SilkRoad system showed the feasibility of this approach.
7.2 Future work
The memory consistency model in SilkRoad was originally inspired by the need of
extensions to support other kinds of synchronization in Cilk. Õ5Ô Ö=9× consistency pro-
vides the additional operations like global mutual exclusion and synchronization (which
is actually the way it extends the LC of Cilk), and the experimental programs demon-
strate their use in programming with different paradigms. In our work we explored
a way of extending the memory consistency model, but it is too early to say that the
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synchronization in SilkRoad is very easy-to-use and efficient. There may be better
ways for synchronization. The efficiency of locks in SilkRoad still needs improvement.
Moreover, the efficient support and management for producer/consumer-like synchro-
nizations still remain to be explored.
In the future the following improvements are to be achieved:
Other approaches to extend LC. In SilkRoad, we introduce the semantics of lazy
release consistency. It is also possible to use some other ways to extend LC. For ex-
ample, introducing the semantics of the scope consistency, etc. A “lazy” style policy
without “home” is used to achieve less network traffic. However, other approaches are
also worth exploring.
In SMP systems or other centralized environments, Cilk mainly supports Divide-
and-Conquer paradigm. Since shared variables are already used in Cilk (the SMP ver-
sion), it should be easier to write Cilk programs with other paradigms. It can be exam-
ined to find out what are the concrete requirements (at both runtime level and user level)
for supporting multiple paradigms based on Divide-and-Conquer.
Besides providing user level shared memory, are there other ways to enlarge the
supported paradigms? This depends on the particular paradigms and more further study
work is needed. Even for the user level shared memory, besides lock and barrier mech-
anisms, how to implement other mechanisms so that a more powerful parallel program-
ming system can be provided also needs to be figured out.
SilkRoad is still in experimental stage and more applications are to be developed
with various paradigms. Besides the benchmarking programs used in this thesis, the
applications solving real problems are still needed to test the system.
Supporting multiple parallel programming paradigms is in demand but the theory
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and technology are not ready to be widely accepted and used. SilkRoad shows a practi-
cal approach in this field, but it is far from complete and mature. Meanwhile, the current
implementation can be further optimized to achieve better performance.
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